Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

Commit 1aaa62e

Browse files
authored
Disable lldiv test for SYCL device library since it will lead (#915)
to OCL CPU device failure. OCL CPU runtime has already have a fix but need wait for the fix to propagate into pre-ci environment. Signed-off-by: jinge90 <[email protected]>
1 parent 0f3052b commit 1aaa62e

File tree

1 file changed

+8
-5
lines changed

1 file changed

+8
-5
lines changed

SYCL/DeviceLib/cmath_test.cpp

Lines changed: 8 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -162,10 +162,13 @@ template <class T> void device_cmath_test_2(s::queue &deviceQueue) {
162162
}
163163
#endif
164164

165+
// Disable std::lldiv test since it will lead to OCL CPU
166+
// failure, OCL CPU runtime has already fixed but need to
167+
// wait for the fix to propagate into pre-ci environment.
165168
void device_integer_math_test(s::queue &deviceQueue) {
166169
div_t result_i[1];
167170
ldiv_t result_l[1];
168-
lldiv_t result_ll[1];
171+
// lldiv_t result_ll[1];
169172

170173
int result_i2[1];
171174
long int result_l2[1];
@@ -174,21 +177,21 @@ void device_integer_math_test(s::queue &deviceQueue) {
174177
{
175178
s::buffer<div_t, 1> buffer1(result_i, s::range<1>{1});
176179
s::buffer<ldiv_t, 1> buffer2(result_l, s::range<1>{1});
177-
s::buffer<lldiv_t, 1> buffer3(result_ll, s::range<1>{1});
180+
// s::buffer<lldiv_t, 1> buffer3(result_ll, s::range<1>{1});
178181
s::buffer<int, 1> buffer4(result_i2, s::range<1>{1});
179182
s::buffer<long int, 1> buffer5(result_l2, s::range<1>{1});
180183
s::buffer<long long int, 1> buffer6(result_ll2, s::range<1>{1});
181184
deviceQueue.submit([&](s::handler &cgh) {
182185
auto res_i_access = buffer1.get_access<sycl_write>(cgh);
183186
auto res_l_access = buffer2.get_access<sycl_write>(cgh);
184-
auto res_ll_access = buffer3.get_access<sycl_write>(cgh);
187+
// auto res_ll_access = buffer3.get_access<sycl_write>(cgh);
185188
auto res_i2_access = buffer4.get_access<sycl_write>(cgh);
186189
auto res_l2_access = buffer5.get_access<sycl_write>(cgh);
187190
auto res_ll2_access = buffer6.get_access<sycl_write>(cgh);
188191
cgh.single_task<class DeviceIntMathTest>([=]() {
189192
res_i_access[0] = std::div(99, 4);
190193
res_l_access[0] = std::ldiv(10000, 23);
191-
res_ll_access[0] = std::lldiv(200000000, 47);
194+
// res_ll_access[0] = std::lldiv(200000000, 47);
192195
res_i2_access[0] = std::abs(-111);
193196
res_l2_access[0] = std::labs(10000);
194197
res_ll2_access[0] = std::llabs(-2000000);
@@ -198,7 +201,7 @@ void device_integer_math_test(s::queue &deviceQueue) {
198201

199202
assert(result_i[0].quot == 24 && result_i[0].rem == 3);
200203
assert(result_l[0].quot == 434 && result_l[0].rem == 18);
201-
assert(result_ll[0].quot == 4255319 && result_ll[0].rem == 7);
204+
// assert(result_ll[0].quot == 4255319 && result_ll[0].rem == 7);
202205
assert(result_i2[0] == 111);
203206
assert(result_l2[0] == 10000);
204207
assert(result_ll2[0] == 2000000);

0 commit comments

Comments
 (0)