Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

Commit 71b369c

Browse files
[SYCL][ESIMD][EMU] Half-type test updates (#1167)
- Runtime check for backend type is changed
1 parent 26a8734 commit 71b369c

File tree

2 files changed

+11
-14
lines changed

2 files changed

+11
-14
lines changed

SYCL/ESIMD/api/svm_gather_scatter.cpp

Lines changed: 6 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -100,16 +100,12 @@ int main(void) {
100100
Pass &= test<int32_t, 16>(Q);
101101
Pass &= test<int32_t, 32>(Q);
102102

103-
if (Q.get_backend() != sycl::backend::ext_intel_esimd_emulator) {
104-
/// TODO: Enable 'half' type support for esimd_emulator
105-
Pass &= test<half, 1>(Q);
106-
Pass &= test<half, 2>(Q);
107-
Pass &= test<half, 4>(Q);
108-
Pass &= test<half, 8>(Q);
109-
Pass &= test<half, 16>(Q);
110-
Pass &= test<half, 32>(Q);
111-
}
112-
103+
Pass &= test<half, 1>(Q);
104+
Pass &= test<half, 2>(Q);
105+
Pass &= test<half, 4>(Q);
106+
Pass &= test<half, 8>(Q);
107+
Pass &= test<half, 16>(Q);
108+
Pass &= test<half, 32>(Q);
113109
std::cout << (Pass ? "Test Passed\n" : "Test FAILED\n");
114110
return Pass ? 0 : 1;
115111
}

SYCL/ESIMD/ext_math.cpp

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -7,8 +7,6 @@
77
//===----------------------------------------------------------------------===//
88
// REQUIRES: gpu
99
// UNSUPPORTED: cuda || hip
10-
// TODO: esimd_emulator fails due to unimplemented 'half' type
11-
// XFAIL: esimd_emulator
1210
// RUN: %clangxx -fsycl %s -o %t.out
1311
// RUN: %GPU_RUN_PLACEHOLDER %t.out
1412

@@ -469,8 +467,11 @@ int main(void) {
469467
Pass &= testESIMD<half, 8>(Q);
470468
Pass &= testESIMD<float, 16>(Q);
471469
Pass &= testESIMD<float, 32>(Q);
472-
Pass &= testSYCL<float, 8>(Q);
473-
Pass &= testSYCL<float, 32>(Q);
470+
if (Q.get_backend() != sycl::backend::ext_intel_esimd_emulator) {
471+
// ESIMD_EMULATOR supports only ESIMD kernels
472+
Pass &= testSYCL<float, 8>(Q);
473+
Pass &= testSYCL<float, 32>(Q);
474+
}
474475
Pass &= testESIMDSqrtIEEE<float, 16>(Q);
475476
Pass &= testESIMDSqrtIEEE<double, 32>(Q);
476477
Pass &= testESIMDDivIEEE<float, 8>(Q);

0 commit comments

Comments
 (0)