|
22 | 22 | ; CHECK: @var_sdiv0 = addrspace(1) global i32 poison
|
23 | 23 | ; CHECK: @var_umod = addrspace(1) global i32 1
|
24 | 24 | ; CHECK: @var_srem = addrspace(1) global i32 1
|
25 |
| -; TODO: smod |
| 25 | +; CHECK: @var_smod = addrspace(1) global i32 -3 |
26 | 26 | ; CHECK: @var_srl = addrspace(1) global i32 268435455
|
27 | 27 | ; CHECK: @var_sra = addrspace(1) global i32 -1
|
28 | 28 | ; CHECK: @var_sll = addrspace(1) global i32 848
|
|
67 | 67 | OpDecorate %var_sdiv0 LinkageAttributes "var_sdiv0" Export
|
68 | 68 | OpDecorate %var_umod LinkageAttributes "var_umod" Export
|
69 | 69 | OpDecorate %var_srem LinkageAttributes "var_srem" Export
|
| 70 | + OpDecorate %var_smod LinkageAttributes "var_smod" Export |
70 | 71 | OpDecorate %var_srl LinkageAttributes "var_srl" Export
|
71 | 72 | OpDecorate %var_sra LinkageAttributes "var_sra" Export
|
72 | 73 | OpDecorate %var_sll LinkageAttributes "var_sll" Export
|
|
114 | 115 | %sdiv0 = OpSpecConstantOp %uint SDiv %uint_53 %uint_0
|
115 | 116 | %umod = OpSpecConstantOp %uint UMod %uint_53 %uint_4
|
116 | 117 | %srem = OpSpecConstantOp %uint SRem %uint_53 %uint_min4
|
| 118 | + %smod = OpSpecConstantOp %uint SMod %uint_53 %uint_min4 |
117 | 119 | %srl = OpSpecConstantOp %uint ShiftRightLogical %uint_min4 %uint_4
|
118 | 120 | %sra = OpSpecConstantOp %uint ShiftRightArithmetic %uint_min4 %uint_4
|
119 | 121 | %sll = OpSpecConstantOp %uint ShiftLeftLogical %uint_53 %uint_4
|
|
156 | 158 | %var_sdiv0 = OpVariable %_ptr_uint CrossWorkgroup %sdiv0
|
157 | 159 | %var_umod = OpVariable %_ptr_uint CrossWorkgroup %umod
|
158 | 160 | %var_srem = OpVariable %_ptr_uint CrossWorkgroup %srem
|
| 161 | + %var_smod = OpVariable %_ptr_uint CrossWorkgroup %smod |
159 | 162 | %var_srl = OpVariable %_ptr_uint CrossWorkgroup %srl
|
160 | 163 | %var_sra = OpVariable %_ptr_uint CrossWorkgroup %sra
|
161 | 164 | %var_sll = OpVariable %_ptr_uint CrossWorkgroup %sll
|
|
0 commit comments