@@ -3017,10 +3017,9 @@ static void handleNumSimdWorkItemsAttr(Sema &S, Decl *D,
3017
3017
if (D->getAttr <SYCLIntelNumSimdWorkItemsAttr>())
3018
3018
S.Diag (Attr.getLoc (), diag::warn_duplicate_attribute) << Attr;
3019
3019
3020
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
3020
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
3021
3021
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
3022
3022
<< " 'intel::num_simd_work_items'" ;
3023
- }
3024
3023
3025
3024
S.addIntelSYCLSingleArgFunctionAttr <SYCLIntelNumSimdWorkItemsAttr>(D, Attr,
3026
3025
E);
@@ -3054,10 +3053,9 @@ static void handleMaxGlobalWorkDimAttr(Sema &S, Decl *D,
3054
3053
if (D->getAttr <SYCLIntelMaxGlobalWorkDimAttr>())
3055
3054
S.Diag (Attr.getLoc (), diag::warn_duplicate_attribute) << Attr;
3056
3055
3057
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
3056
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
3058
3057
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
3059
3058
<< " 'intel::max_global_work_dim'" ;
3060
- }
3061
3059
3062
3060
D->addAttr (::new (S.Context ) SYCLIntelMaxGlobalWorkDimAttr (
3063
3061
S.Context , Attr, MaxGlobalWorkDim));
@@ -5269,10 +5267,9 @@ static void handleIntelFPGAMemoryAttr(Sema &S, Decl *D,
5269
5267
if (MA->isImplicit ())
5270
5268
D->dropAttr <IntelFPGAMemoryAttr>();
5271
5269
5272
- if (checkDeprecatedSYCLAttributeSpelling (S, AL)) {
5270
+ if (checkDeprecatedSYCLAttributeSpelling (S, AL))
5273
5271
S.Diag (AL.getLoc (), diag::note_spelling_suggestion)
5274
5272
<< " 'intel::fpga_memory'" ;
5275
- }
5276
5273
5277
5274
D->addAttr (::new (S.Context ) IntelFPGAMemoryAttr (S.Context , AL, Kind));
5278
5275
}
@@ -5324,10 +5321,9 @@ static void handleIntelFPGARegisterAttr(Sema &S, Decl *D,
5324
5321
if (checkIntelFPGARegisterAttrCompatibility (S, D, Attr))
5325
5322
return ;
5326
5323
5327
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
5324
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
5328
5325
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
5329
5326
<< " 'intel::fpga_register'" ;
5330
- }
5331
5327
5332
5328
handleSimpleAttribute<IntelFPGARegisterAttr>(S, D, Attr);
5333
5329
}
@@ -5375,10 +5371,9 @@ static void handleIntelFPGASimpleDualPortAttr(Sema &S, Decl *D,
5375
5371
D->addAttr (IntelFPGAMemoryAttr::CreateImplicit (
5376
5372
S.Context , IntelFPGAMemoryAttr::Default));
5377
5373
5378
- if (checkDeprecatedSYCLAttributeSpelling (S, AL)) {
5374
+ if (checkDeprecatedSYCLAttributeSpelling (S, AL))
5379
5375
S.Diag (AL.getLoc (), diag::note_spelling_suggestion)
5380
5376
<< " 'intel::simple_dual_port'" ;
5381
- }
5382
5377
5383
5378
D->addAttr (::new (S.Context )
5384
5379
IntelFPGASimpleDualPortAttr (S.Context , AL));
@@ -5394,10 +5389,9 @@ static void handleIntelFPGAMaxReplicatesAttr(Sema &S, Decl *D,
5394
5389
if (checkAttrMutualExclusion<IntelFPGARegisterAttr>(S, D, Attr))
5395
5390
return ;
5396
5391
5397
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
5392
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
5398
5393
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
5399
5394
<< " 'intel::max_replicates'" ;
5400
- }
5401
5395
5402
5396
S.AddOneConstantValueAttr <IntelFPGAMaxReplicatesAttr>(D, Attr,
5403
5397
Attr.getArgAsExpr (0 ));
@@ -5433,9 +5427,8 @@ static void handleIntelFPGAMergeAttr(Sema &S, Decl *D, const ParsedAttr &AL) {
5433
5427
D->addAttr (IntelFPGAMemoryAttr::CreateImplicit (
5434
5428
S.Context , IntelFPGAMemoryAttr::Default));
5435
5429
5436
- if (checkDeprecatedSYCLAttributeSpelling (S, AL)) {
5430
+ if (checkDeprecatedSYCLAttributeSpelling (S, AL))
5437
5431
S.Diag (AL.getLoc (), diag::note_spelling_suggestion) << " 'intel::merge'" ;
5438
- }
5439
5432
5440
5433
D->addAttr (::new (S.Context )
5441
5434
IntelFPGAMergeAttr (S.Context , AL, Results[0 ], Results[1 ]));
@@ -5464,10 +5457,9 @@ static void handleIntelFPGABankBitsAttr(Sema &S, Decl *D,
5464
5457
Args.push_back (Attr.getArgAsExpr (I));
5465
5458
}
5466
5459
5467
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
5460
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
5468
5461
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
5469
5462
<< " 'intel::bank_bits'" ;
5470
- }
5471
5463
5472
5464
S.AddIntelFPGABankBitsAttr (D, Attr, Args.data (), Args.size ());
5473
5465
}
@@ -5542,10 +5534,9 @@ static void handleIntelFPGAPrivateCopiesAttr(Sema &S, Decl *D,
5542
5534
if (checkAttrMutualExclusion<IntelFPGARegisterAttr>(S, D, Attr))
5543
5535
return ;
5544
5536
5545
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
5537
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
5546
5538
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
5547
5539
<< " 'intel::private_copies'" ;
5548
- }
5549
5540
5550
5541
S.AddOneConstantValueAttr <IntelFPGAPrivateCopiesAttr>(
5551
5542
D, Attr, Attr.getArgAsExpr (0 ));
@@ -5565,10 +5556,9 @@ static void handleIntelFPGAForcePow2DepthAttr(Sema &S, Decl *D,
5565
5556
D->addAttr (IntelFPGAMemoryAttr::CreateImplicit (
5566
5557
S.Context , IntelFPGAMemoryAttr::Default));
5567
5558
5568
- if (checkDeprecatedSYCLAttributeSpelling (S, Attr)) {
5559
+ if (checkDeprecatedSYCLAttributeSpelling (S, Attr))
5569
5560
S.Diag (Attr.getLoc (), diag::note_spelling_suggestion)
5570
5561
<< " 'intel::force_pow2_depth'" ;
5571
- }
5572
5562
5573
5563
S.AddOneConstantValueAttr <IntelFPGAForcePow2DepthAttr>(D, Attr,
5574
5564
Attr.getArgAsExpr (0 ));
0 commit comments