We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 27c74f2 commit 5fe1569Copy full SHA for 5fe1569
sycl/include/sycl/ext/intel/experimental/esimd/memory.hpp
@@ -1550,7 +1550,8 @@ lsc_atomic_update(T *p, __ESIMD_NS::simd<Toffset, N> offsets,
1550
__ESIMD_NS::simd<_MsgT, N> Tmp =
1551
__esimd_lsc_xatomic_stateless_1<_MsgT, _Op, L1H, L3H, _AddressScale,
1552
_ImmOffset, _DS, _VS, _Transposed, N>(
1553
- pred.data(), addrs.data(), src0.data());
+ pred.data(), addrs.data(),
1554
+ src0.template bit_cast_view<_MsgT>().data());
1555
return detail::lsc_format_ret<T>(Tmp);
1556
}
1557
@@ -1612,7 +1613,9 @@ lsc_atomic_update(T *p, __ESIMD_NS::simd<Toffset, N> offsets,
1612
1613
1614
__esimd_lsc_xatomic_stateless_2<_MsgT, _Op, L1H, L3H, _AddressScale,
1615
- pred.data(), addrs.data(), src0.data(), src1.data());
1616
1617
+ src0.template bit_cast_view<_MsgT>().data(),
1618
+ src1.template bit_cast_view<_MsgT>().data());
1619
1620
1621
0 commit comments