@@ -5662,10 +5662,10 @@ atomic_update(Tx *p, Toffset byte_offset, simd<Tx, N> src0, simd<Tx, N> src1,
5662
5662
// / @brief No-argument variant of the atomic update operation.
5663
5663
// /
5664
5664
// / simd<T, N>
5665
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5665
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5666
5666
// / simd_mask<N> mask, props = {}); /// (acc-au0-1)
5667
5667
// / simd<T, N>
5668
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5668
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5669
5669
// / props = {}); /// (acc-au0-2)
5670
5670
// / simd<T, N>
5671
5671
// / atomic_update(AccessorT acc, simd_view<OffsetObjT, RegionTy> byte_offset,
@@ -5674,10 +5674,11 @@ atomic_update(Tx *p, Toffset byte_offset, simd<Tx, N> src0, simd<Tx, N> src1,
5674
5674
// / atomic_update(AccessorT acc, simd_view<OffsetObjT, RegionTy> byte_offset,
5675
5675
// / props = {}); /// (acc-au0-4)
5676
5676
// /
5677
+
5677
5678
// / Usage of cache hints or non-standard operation width N requires DG2 or PVC.
5678
5679
// /
5679
5680
// / simd<T, N>
5680
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5681
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5681
5682
// / simd_mask<N> mask, props = {}); /// (acc-au0-1)
5682
5683
// /
5683
5684
// / Atomically updates \c N memory locations represented by an accessor and
@@ -5702,7 +5703,7 @@ atomic_update(Tx *p, Toffset byte_offset, simd<Tx, N> src0, simd<Tx, N> src1,
5702
5703
// / @return A vector of the old values at the memory locations before the
5703
5704
// / update.
5704
5705
// /
5705
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
5706
+ template <atomic_op Op, typename T, int N, typename Toffset ,
5706
5707
typename AccessorTy,
5707
5708
typename PropertyListT =
5708
5709
ext::oneapi::experimental::detail::empty_properties_t >
@@ -5711,8 +5712,8 @@ __ESIMD_API std::enable_if_t<
5711
5712
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
5712
5713
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
5713
5714
simd<T, N>>
5714
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset,
5715
- simd_mask<N> mask, PropertyListT props = {}) {
5715
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset, simd_mask<N> mask ,
5716
+ PropertyListT props = {}) {
5716
5717
#ifdef __ESIMD_FORCE_STATELESS_MEM
5717
5718
return atomic_update<Op, T, N>(__ESIMD_DNS::accessorToPointer<T>(acc),
5718
5719
byte_offset, mask, props);
@@ -5727,7 +5728,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset,
5727
5728
" L3 cache hint is reserved. The old/experimental L3 LSC cache "
5728
5729
" hint is cache_level::L2 now." );
5729
5730
5730
- static_assert (std::is_integral_v<OffsetObjT >, " Unsupported offset type" );
5731
+ static_assert (std::is_integral_v<Toffset >, " Unsupported offset type" );
5731
5732
5732
5733
if constexpr (L1Hint != cache_hint::none || L2Hint != cache_hint::none ||
5733
5734
!detail::isPowerOf2 (N, 32 )) {
@@ -5747,7 +5748,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset,
5747
5748
}
5748
5749
} else {
5749
5750
detail::check_atomic<Op, T, N, 0 >();
5750
- static_assert (sizeof (OffsetObjT ) == 4 , " Only 32 bit offset is supported" );
5751
+ static_assert (sizeof (Toffset ) == 4 , " Only 32 bit offset is supported" );
5751
5752
5752
5753
static_assert (sizeof (T) == 4 , " Only 32 bit data is supported" );
5753
5754
const auto si = get_surface_index (acc);
@@ -5779,7 +5780,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset,
5779
5780
// / @return A vector of the old values at the memory locations before the
5780
5781
// / update.
5781
5782
// /
5782
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
5783
+ template <atomic_op Op, typename T, int N, typename Toffset ,
5783
5784
typename AccessorTy,
5784
5785
typename PropertyListT =
5785
5786
ext::oneapi::experimental::detail::empty_properties_t >
@@ -5788,7 +5789,7 @@ __ESIMD_API std::enable_if_t<
5788
5789
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
5789
5790
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
5790
5791
simd<T, N>>
5791
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset,
5792
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset,
5792
5793
PropertyListT props = {}) {
5793
5794
simd_mask<N> mask = 1 ;
5794
5795
return atomic_update<Op, T, N>(acc, byte_offset, mask, props);
@@ -5884,14 +5885,14 @@ atomic_update(AccessorTy acc, simd_view<OffsetObjT, RegionTy> byte_offset,
5884
5885
// / @return A vector of the old values at the memory locations before the
5885
5886
// / update.
5886
5887
// /
5887
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
5888
+ template <atomic_op Op, typename T, int N, typename Toffset ,
5888
5889
typename AccessorTy>
5889
5890
__ESIMD_API
5890
5891
std::enable_if_t <__ESIMD_DNS::get_num_args<Op>() == 0 &&
5891
5892
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy>,
5892
5893
simd<T, N>>
5893
- atomic_update (AccessorTy acc, OffsetObjT byte_offset, simd_mask<N> mask) {
5894
- return atomic_update<Op, T, N>(acc, simd<OffsetObjT , N>(byte_offset), mask);
5894
+ atomic_update (AccessorTy acc, Toffset byte_offset, simd_mask<N> mask) {
5895
+ return atomic_update<Op, T, N>(acc, simd<Toffset , N>(byte_offset), mask);
5895
5896
}
5896
5897
5897
5898
// / A variation of \c atomic_update API with \p byte_offset represented as
@@ -5925,10 +5926,10 @@ __ESIMD_API
5925
5926
// / @brief Single-argument variant of the atomic update operation.
5926
5927
// /
5927
5928
// / simd<T, N>
5928
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5929
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5929
5930
// / simd<T, N> src0, simd_mask<N> mask, props = {});//(acc-au1-1)
5930
5931
// / simd<T, N>
5931
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5932
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5932
5933
// / simd<T, N> src0, props = {}); // (acc-au1-2)
5933
5934
// /
5934
5935
// / simd<T, N>
@@ -5944,7 +5945,7 @@ __ESIMD_API
5944
5945
// /
5945
5946
5946
5947
// / simd<T, N>
5947
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
5948
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
5948
5949
// / simd<T, N> src0, simd_mask<N> mask, props = {});//(acc-au1-1)
5949
5950
// /
5950
5951
// / Atomically updates \c N memory locations represented by an accessor and
@@ -5975,7 +5976,7 @@ __ESIMD_API
5975
5976
// / update.
5976
5977
// /
5977
5978
5978
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
5979
+ template <atomic_op Op, typename T, int N, typename Toffset ,
5979
5980
typename AccessorTy,
5980
5981
typename PropertyListT =
5981
5982
ext::oneapi::experimental::detail::empty_properties_t >
@@ -5984,7 +5985,7 @@ __ESIMD_API std::enable_if_t<
5984
5985
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
5985
5986
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
5986
5987
simd<T, N>>
5987
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset, simd<T, N> src0,
5988
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset, simd<T, N> src0,
5988
5989
simd_mask<N> mask, PropertyListT props = {}) {
5989
5990
#ifdef __ESIMD_FORCE_STATELESS_MEM
5990
5991
return atomic_update<Op, T, N>(__ESIMD_DNS::accessorToPointer<T>(acc),
@@ -6001,8 +6002,8 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6001
6002
static_assert (!PropertyListT::template has_property<cache_hint_L3_key>(),
6002
6003
" L3 cache hint is reserved. The old/experimental L3 LSC cache "
6003
6004
" hint is cache_level::L2 now." );
6004
- static_assert (std::is_integral_v<OffsetObjT >, " Unsupported offset type" );
6005
- static_assert (sizeof (OffsetObjT ) == 4 , " Only 32 bit offset is supported" );
6005
+ static_assert (std::is_integral_v<Toffset >, " Unsupported offset type" );
6006
+ static_assert (sizeof (Toffset ) == 4 , " Only 32 bit offset is supported" );
6006
6007
// Auto-convert FP atomics to LSC version.
6007
6008
if constexpr (L1Hint != cache_hint::none || L2Hint != cache_hint::none ||
6008
6009
Op == atomic_op::fmin || Op == atomic_op::fmax ||
@@ -6034,7 +6035,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6034
6035
}
6035
6036
6036
6037
// / simd<T, N>
6037
- // / atomic_update(AccessorT acc, simd<OffsetObjT , N> byte_offset,
6038
+ // / atomic_update(AccessorT acc, simd<Toffset , N> byte_offset,
6038
6039
// / simd<T, N> src0, props = {}); // (acc-au1-2)
6039
6040
// /
6040
6041
// / A variation of \c atomic_update API with no mask operand.
@@ -6064,7 +6065,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6064
6065
// / @return A vector of the old values at the memory locations before the
6065
6066
// / update.
6066
6067
// /
6067
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
6068
+ template <atomic_op Op, typename T, int N, typename Toffset ,
6068
6069
typename AccessorTy,
6069
6070
typename PropertyListT =
6070
6071
ext::oneapi::experimental::detail::empty_properties_t >
@@ -6073,7 +6074,7 @@ __ESIMD_API std::enable_if_t<
6073
6074
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
6074
6075
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
6075
6076
simd<T, N>>
6076
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset, simd<T, N> src0,
6077
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset, simd<T, N> src0,
6077
6078
PropertyListT props = {}) {
6078
6079
simd_mask<N> mask = 1 ;
6079
6080
return atomic_update<Op, T, N>(acc, byte_offset, src0, mask, props);
@@ -6191,15 +6192,15 @@ atomic_update(AccessorTy acc, simd_view<OffsetObjT, RegionTy> byte_offset,
6191
6192
// / @return A vector of the old values at the memory locations before the
6192
6193
// / update.
6193
6194
// /
6194
- template <atomic_op Op, typename Tx, int N, typename OffsetObjT ,
6195
+ template <atomic_op Op, typename Tx, int N, typename Toffset ,
6195
6196
typename AccessorTy>
6196
6197
__ESIMD_API std::enable_if_t <
6197
6198
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
6198
6199
((Op != atomic_op::store && Op != atomic_op::xchg) || N == 1 ),
6199
6200
simd<Tx, N>>
6200
- atomic_update (AccessorTy acc, OffsetObjT offset, simd<Tx, N> src0,
6201
+ atomic_update (AccessorTy acc, Toffset offset, simd<Tx, N> src0,
6201
6202
simd_mask<N> mask) {
6202
- return atomic_update<Op, Tx, N>(acc, simd<OffsetObjT , N>(offset), src0, mask);
6203
+ return atomic_update<Op, Tx, N>(acc, simd<Toffset , N>(offset), src0, mask);
6203
6204
}
6204
6205
6205
6206
// / A variation of \c atomic_update API with \c offset represented as
@@ -6235,12 +6236,12 @@ atomic_update(AccessorTy acc, uint32_t offset, simd<Tx, N> src0,
6235
6236
// / @brief Two-argument variant of the atomic update operation.
6236
6237
// /
6237
6238
// / simd<T, N>
6238
- // / atomic_update(AccessorTy acc, simd<OffsetObjT , N> byte_offset,
6239
+ // / atomic_update(AccessorTy acc, simd<Toffset , N> byte_offset,
6239
6240
// / simd<T, N> src0, simd<T, N> src1,
6240
6241
// simd_mask<N> mask,props = {}); // (acc-au2-1)
6241
6242
// /
6242
6243
// / simd<T, N>
6243
- // / atomic_update(AccessorTy acc, simd<OffsetObjT , N> byte_offset,
6244
+ // / atomic_update(AccessorTy acc, simd<Toffset , N> byte_offset,
6244
6245
// / simd<T, N> src0, simd<T, N> src1,
6245
6246
// / props = {}); // (acc-au2-2)
6246
6247
// / simd<T, N>
@@ -6255,7 +6256,7 @@ atomic_update(AccessorTy acc, uint32_t offset, simd<Tx, N> src0,
6255
6256
// /
6256
6257
6257
6258
// / simd<T, N>
6258
- // / atomic_update(AccessorTy acc, simd<OffsetObjT , N> byte_offset,
6259
+ // / atomic_update(AccessorTy acc, simd<Toffset , N> byte_offset,
6259
6260
// / simd<T, N> src0, simd<T, N> src1,
6260
6261
// simd_mask<N> mask,props = {}); // (acc-au2-1)
6261
6262
// /
@@ -6284,16 +6285,16 @@ atomic_update(AccessorTy acc, uint32_t offset, simd<Tx, N> src0,
6284
6285
// / @return A vector of the old values at the memory locations before the
6285
6286
// / update.
6286
6287
// /
6287
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
6288
+ template <atomic_op Op, typename T, int N, typename Toffset ,
6288
6289
typename AccessorTy,
6289
6290
typename PropertyListT =
6290
6291
ext::oneapi::experimental::detail::empty_properties_t >
6291
6292
__ESIMD_API std::enable_if_t <
6292
- __ESIMD_DNS::get_num_args<Op>() == 2 && std::is_integral_v<OffsetObjT > &&
6293
+ __ESIMD_DNS::get_num_args<Op>() == 2 && std::is_integral_v<Toffset > &&
6293
6294
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
6294
6295
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
6295
6296
simd<T, N>>
6296
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset, simd<T, N> src0,
6297
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset, simd<T, N> src0,
6297
6298
simd<T, N> src1, simd_mask<N> mask, PropertyListT props = {}) {
6298
6299
#ifdef __ESIMD_FORCE_STATELESS_MEM
6299
6300
return atomic_update<Op, T, N>(__ESIMD_DNS::accessorToPointer<T>(acc),
@@ -6310,8 +6311,8 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6310
6311
static_assert (!PropertyListT::template has_property<cache_hint_L3_key>(),
6311
6312
" L3 cache hint is reserved. The old/experimental L3 LSC cache "
6312
6313
" hint is cache_level::L2 now." );
6313
- static_assert (std::is_integral_v<OffsetObjT >, " Unsupported offset type" );
6314
- static_assert (sizeof (OffsetObjT ) == 4 , " Only 32 bit offset is supported" );
6314
+ static_assert (std::is_integral_v<Toffset >, " Unsupported offset type" );
6315
+ static_assert (sizeof (Toffset ) == 4 , " Only 32 bit offset is supported" );
6315
6316
// Use LSC atomic when cache hints are present, FP atomics is used,
6316
6317
// non-power of two length is used, or operation width greater than 32.
6317
6318
if constexpr (L1Hint != cache_hint::none || L2Hint != cache_hint::none ||
@@ -6336,7 +6337,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6336
6337
}
6337
6338
6338
6339
// / simd<T, N>
6339
- // / atomic_update(AccessorTy acc, simd<OffsetObjT , N> byte_offset,
6340
+ // / atomic_update(AccessorTy acc, simd<Toffset , N> byte_offset,
6340
6341
// / simd<T, N> src0, simd<T, N> src1,
6341
6342
// / props = {}); // (acc-au2-2)
6342
6343
// /
@@ -6356,7 +6357,7 @@ atomic_update(AccessorTy acc, simd<OffsetObjT, N> byte_offset, simd<T, N> src0,
6356
6357
// / @return A vector of the old values at the memory locations before the
6357
6358
// / update.
6358
6359
// /
6359
- template <atomic_op Op, typename T, int N, typename OffsetObjT ,
6360
+ template <atomic_op Op, typename T, int N, typename Toffset ,
6360
6361
typename AccessorTy,
6361
6362
typename PropertyListT =
6362
6363
ext::oneapi::experimental::detail::empty_properties_t >
@@ -6365,7 +6366,7 @@ __ESIMD_API std::enable_if_t<
6365
6366
__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy> &&
6366
6367
ext::oneapi::experimental::is_property_list_v<PropertyListT>,
6367
6368
simd<T, N>>
6368
- atomic_update (AccessorTy acc, simd<OffsetObjT , N> byte_offset, simd<T, N> src0,
6369
+ atomic_update (AccessorTy acc, simd<Toffset , N> byte_offset, simd<T, N> src0,
6369
6370
simd<T, N> src1, PropertyListT props = {}) {
6370
6371
simd_mask<N> mask = 1 ;
6371
6372
return atomic_update<Op, T, N>(acc, byte_offset, src0, src1, mask, props);
@@ -6467,13 +6468,13 @@ atomic_update(AccessorTy acc, simd_view<OffsetObjT, OffsetRegionTy> byte_offset,
6467
6468
// / @return A vector of the old values at the memory locations before the
6468
6469
// / update.
6469
6470
// /
6470
- template <atomic_op Op, typename Tx, int N, typename OffsetObjT ,
6471
+ template <atomic_op Op, typename Tx, int N, typename Toffset ,
6471
6472
typename AccessorTy>
6472
6473
__ESIMD_API std::enable_if_t <__ESIMD_DNS::is_rw_device_accessor_v<AccessorTy>,
6473
6474
simd<Tx, N>>
6474
- atomic_update (AccessorTy acc, OffsetObjT offset, simd<Tx, N> src0,
6475
+ atomic_update (AccessorTy acc, Toffset offset, simd<Tx, N> src0,
6475
6476
simd<Tx, N> src1, simd_mask<N> mask) {
6476
- return atomic_update<Op, Tx, N>(acc, simd<OffsetObjT , N>(offset), src0, src1,
6477
+ return atomic_update<Op, Tx, N>(acc, simd<Toffset , N>(offset), src0, src1,
6477
6478
mask);
6478
6479
}
6479
6480
0 commit comments