@@ -1303,14 +1303,14 @@ def SYCLIntelMaxWorkGroupSize : InheritableAttr {
1303
1303
return {getXDim(), getYDim(), getZDim()};
1304
1304
}
1305
1305
Optional<llvm::APSInt> getXDimVal(ASTContext &Ctx) const {
1306
- return getXDim()->getIntegerConstantExpr(Ctx);
1307
- }
1306
+ return getXDim()->getIntegerConstantExpr(Ctx);
1307
+ }
1308
1308
Optional<llvm::APSInt> getYDimVal(ASTContext &Ctx) const {
1309
- return getYDim()->getIntegerConstantExpr(Ctx);
1310
- }
1309
+ return getYDim()->getIntegerConstantExpr(Ctx);
1310
+ }
1311
1311
Optional<llvm::APSInt> getZDimVal(ASTContext &Ctx) const {
1312
- return getZDim()->getIntegerConstantExpr(Ctx);
1313
- }
1312
+ return getZDim()->getIntegerConstantExpr(Ctx);
1313
+ }
1314
1314
}];
1315
1315
let Documentation = [SYCLIntelMaxWorkGroupSizeAttrDocs];
1316
1316
}
@@ -2863,14 +2863,14 @@ def ReqdWorkGroupSize : InheritableAttr {
2863
2863
return {getXDim(), getYDim(), getZDim()};
2864
2864
}
2865
2865
Optional<llvm::APSInt> getXDimVal(ASTContext &Ctx) const {
2866
- return getXDim()->getIntegerConstantExpr(Ctx);
2867
- }
2866
+ return getXDim()->getIntegerConstantExpr(Ctx);
2867
+ }
2868
2868
Optional<llvm::APSInt> getYDimVal(ASTContext &Ctx) const {
2869
- return getYDim()->getIntegerConstantExpr(Ctx);
2870
- }
2869
+ return getYDim()->getIntegerConstantExpr(Ctx);
2870
+ }
2871
2871
Optional<llvm::APSInt> getZDimVal(ASTContext &Ctx) const {
2872
- return getZDim()->getIntegerConstantExpr(Ctx);
2873
- }
2872
+ return getZDim()->getIntegerConstantExpr(Ctx);
2873
+ }
2874
2874
}];
2875
2875
let Documentation = [ReqdWorkGroupSizeAttrDocs];
2876
2876
}
0 commit comments