File tree Expand file tree Collapse file tree 1 file changed +2
-2
lines changed
sycl/doc/extensions/ExplicitSIMD Expand file tree Collapse file tree 1 file changed +2
-2
lines changed Original file line number Diff line number Diff line change @@ -6,7 +6,7 @@ yet allows to write explicitly vectorized device code. This helps programmer to
6
6
have more control over the generated code and depend less on compiler
7
7
optimizations. The [ specification] ( https://github.com/intel/llvm/blob/sycl/sycl/doc/extensions/ExplicitSIMD/dpcpp-explicit-simd.md ) ,
8
8
[ documented ESIMD APIs headers] ( https://github.com/intel/llvm/tree/sycl/sycl/include/CL/sycl/INTEL/esimd ) and
9
- [ working code examples] ( https://github.com/intel/llvm/blob/sycl/sycl/test/esimd/on-device ) are available on the Intel DPC++ project's github.
9
+ [ working code examples] ( https://github.com/intel/llvm-test-suite/tree/intel/SYCL/ESIMD ) are available on the Intel DPC++ project's github.
10
10
11
11
** _ NOTE:_ ** _ This extension is under active development and lots of APIs are
12
12
subject to change. There are currenly a number of restrictions specified
@@ -53,7 +53,7 @@ kernel is a ESIMD one and ESIMD APIs can be used inside it. Here the `simd`
53
53
objects and `block_load`/`block_store` intrinsics are used which are avaiable
54
54
only in the ESIMD extension.
55
55
Full runnable code sample can be found on the
56
- [github repo](https://github.com/intel/llvm/blob/sycl/sycl/test/esimd/on-device /vadd_usm.cpp).
56
+ [github repo](https://github.com/intel/llvm-test-suite /blob/intel/SYCL/ESIMD /vadd_usm.cpp).
57
57
58
58
#### Compiling and running ESIMD code.
59
59
To compile a code which uses the ESIMD extension, a special compiler switch
You can’t perform that action at this time.
0 commit comments