29
29
!1587 = !{i32 -1 }
30
30
!1588 = !{i32 -1 , i32 -1 , i32 -1 }
31
31
; CHECK-DAG: ![[PARMDECOR_CASE1]] = !{![[ARG:[0-9]+]]}
32
- ; CHECK-DAG: ![[ARG]] = !{![[ALIGN:[0-9]+]], ![[ AWIDTH:[0-9]+]], ![[BL:[0-9]+]], ![[CONDUIT:[0-9]+]], ![[DWIDTH:[0-9]+]], ![[LATENCY:[0-9]+]], ![[MAXBURST:[0-9]+]], ![[RWMODE:[0-9]+]], ![[REGMAP:[0-9]+]], ![[STABLE:[0-9]+]], ![[STRICT:[0-9]+]], ![[WAITREQ:[0-9]+]]}
32
+ ; CHECK-DAG: ![[ARG]] = !{![[AWIDTH:[0-9]+]], ![[BL:[0-9]+]], ![[CONDUIT:[0-9]+]], ![[DWIDTH:[0-9]+]], ![[LATENCY:[0-9]+]], ![[MAXBURST:[0-9]+]], ![[RWMODE:[0-9]+]], ![[REGMAP:[0-9]+]], ![[STABLE:[0-9]+]], ![[STRICT:[0-9]+]], ![[WAITREQ:[0-9]+]]}
33
33
34
- ; CHECK: ![[ALIGN]] = !{i32 6182, i32 4}
35
34
; CHECK: ![[AWIDTH]] = !{i32 6177, i32 32}
36
35
; CHECK: ![[BL]] = !{i32 5921, i32 10}
37
36
; CHECK: ![[CONDUIT]] = !{i32 6175, i32 1}
@@ -40,13 +39,11 @@ entry:
40
39
; CHECK: ![[MAXBURST]] = !{i32 6181, i32 3}
41
40
; CHECK: ![[RWMODE]] = !{i32 6180, i32 2}
42
41
; CHECK: ![[REGMAP]] = !{i32 6176, i32 1}
43
- ; CHECK: ![[STABLE]] = !{i32 6184 , i32 1}
42
+ ; CHECK: ![[STABLE]] = !{i32 6183 , i32 1}
44
43
; CHECK: ![[STRICT]] = !{i32 19, i32 1}
45
- ; CHECK: ![[WAITREQ]] = !{i32 6183 , i32 5}
44
+ ; CHECK: ![[WAITREQ]] = !{i32 6182 , i32 5}
46
45
47
- ; CHECK-DAG: ![[PARMDECOR_CASE2]] = !{![[ARG1:[0-9]+]], ![[ARG2:[0-9]+]], ![[ARG3:[0-9]+]]}
48
- ; CHECK-DAG: ![[ARG1]] = !{![[ALIGN1:[0-9]+]]}
49
- ; CHECK: ![[ALIGN1]] = !{i32 6182, i32 8}
50
- ; CHECK-DAG: ![[ARG2]] = !{}
46
+ ; CHECK-DAG: ![[PARMDECOR_CASE2]] = !{![[ARG1:[0-9]+]], ![[ARG1:[0-9]+]], ![[ARG3:[0-9]+]]}
47
+ ; CHECK-DAG: ![[ARG1]] = !{}
51
48
; CHECK-DAG: ![[ARG3]] = !{![[AWIDTH3:[0-9]+]]}
52
49
; CHECK: ![[AWIDTH3]] = !{i32 6177, i32 64}
0 commit comments