@@ -346,7 +346,7 @@ multiclass SUMOP4<string mode, string za, string t, string i, list<ImmCheck> che
346
346
"vidu", t, MergeNone, "aarch64_sme_sumop4" # mode # i # "_wide_1x1",
347
347
[IsStreaming, IsInOutZA],
348
348
checks>;
349
- def _1x2 : SInst<"svmop4" # mode # "[_1x2]_ " # za # "[_{d}_{3}]",
349
+ def _1x2 : SInst<"svmop4" # mode # "[_1x2]" # za # "[_{d}_{3}]",
350
350
"vid2.u", t, MergeNone, "aarch64_sme_sumop4" # mode # i # "_wide_1x2",
351
351
[IsStreaming, IsInOutZA],
352
352
checks>;
@@ -357,7 +357,7 @@ multiclass USMOP4<string mode, string za, string t, string i, list<ImmCheck> che
357
357
"vidx", t, MergeNone, "aarch64_sme_usmop4" # mode # i # "_wide_1x1",
358
358
[IsStreaming, IsInOutZA],
359
359
checks>;
360
- def _1x2 : SInst<"svmop4" # mode # "[_1x2]_ " # za # "[_{d}_{3}]",
360
+ def _1x2 : SInst<"svmop4" # mode # "[_1x2]" # za # "[_{d}_{3}]",
361
361
"vid2.x", t, MergeNone, "aarch64_sme_usmop4" # mode # i # "_wide_1x2",
362
362
[IsStreaming, IsInOutZA],
363
363
checks>;
0 commit comments