Skip to content

Commit 0e1610e

Browse files
superna9999khilman
authored andcommitted
arm64: dts: khadas-vim3: add SPIFC controller node
Add disabled SPIFC controller node with instruction on how to enable it while lowering capabilities of the eMMC controller from 8bits bus width to 4bits bus width, it's data pins 4 to 7 being shared with the SPI NOR controller pins. Signed-off-by: Neil Armstrong <[email protected]> Signed-off-by: Kevin Hilman <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent f12a463 commit 0e1610e

File tree

1 file changed

+20
-0
lines changed

1 file changed

+20
-0
lines changed

arch/arm64/boot/dts/amlogic/meson-khadas-vim3.dtsi

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -326,6 +326,26 @@
326326
vqmmc-supply = <&emmc_1v8>;
327327
};
328328

329+
/*
330+
* EMMC_D4, EMMC_D5, EMMC_D6 and EMMC_D7 pins are shared between SPI NOR CS
331+
* and eMMC Data 4 to 7 pins.
332+
* Replace emmc_data_8b_pins to emmc_data_4b_pins from sd_emmc_c pinctrl-0,
333+
* and change bus-width to 4 then spifc can be enabled.
334+
*/
335+
&spifc {
336+
status = "disabled";
337+
pinctrl-0 = <&nor_pins>;
338+
pinctrl-names = "default";
339+
340+
w25q32: spi-flash@0 {
341+
#address-cells = <1>;
342+
#size-cells = <1>;
343+
compatible = "winbond,w25q128fw", "jedec,spi-nor";
344+
reg = <0>;
345+
spi-max-frequency = <104000000>;
346+
};
347+
};
348+
329349
&uart_A {
330350
status = "okay";
331351
pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;

0 commit comments

Comments
 (0)