Skip to content

Commit 7d33e0e

Browse files
Fabrizio Castrovinodkoul
Fabrizio Castro
authored and
vinodkoul
committed
arm64: dts: renesas: r9a09g057: Add DMAC nodes
Add nodes for the DMAC IPs found on the Renesas RZ/V2H(P) SoC. Signed-off-by: Fabrizio Castro <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Reviewed-by: Lad Prabhakar <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
1 parent 7de8732 commit 7d33e0e

File tree

1 file changed

+165
-0
lines changed

1 file changed

+165
-0
lines changed

‎arch/arm64/boot/dts/renesas/r9a09g057.dtsi

Lines changed: 165 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -280,6 +280,171 @@
280280
resets = <&cpg 0x30>;
281281
};
282282

283+
dmac0: dma-controller@11400000 {
284+
compatible = "renesas,r9a09g057-dmac";
285+
reg = <0 0x11400000 0 0x10000>;
286+
interrupts = <GIC_SPI 499 IRQ_TYPE_EDGE_RISING>,
287+
<GIC_SPI 89 IRQ_TYPE_EDGE_RISING>,
288+
<GIC_SPI 90 IRQ_TYPE_EDGE_RISING>,
289+
<GIC_SPI 91 IRQ_TYPE_EDGE_RISING>,
290+
<GIC_SPI 92 IRQ_TYPE_EDGE_RISING>,
291+
<GIC_SPI 93 IRQ_TYPE_EDGE_RISING>,
292+
<GIC_SPI 94 IRQ_TYPE_EDGE_RISING>,
293+
<GIC_SPI 95 IRQ_TYPE_EDGE_RISING>,
294+
<GIC_SPI 96 IRQ_TYPE_EDGE_RISING>,
295+
<GIC_SPI 97 IRQ_TYPE_EDGE_RISING>,
296+
<GIC_SPI 98 IRQ_TYPE_EDGE_RISING>,
297+
<GIC_SPI 99 IRQ_TYPE_EDGE_RISING>,
298+
<GIC_SPI 100 IRQ_TYPE_EDGE_RISING>,
299+
<GIC_SPI 101 IRQ_TYPE_EDGE_RISING>,
300+
<GIC_SPI 102 IRQ_TYPE_EDGE_RISING>,
301+
<GIC_SPI 103 IRQ_TYPE_EDGE_RISING>,
302+
<GIC_SPI 104 IRQ_TYPE_EDGE_RISING>;
303+
interrupt-names = "error",
304+
"ch0", "ch1", "ch2", "ch3",
305+
"ch4", "ch5", "ch6", "ch7",
306+
"ch8", "ch9", "ch10", "ch11",
307+
"ch12", "ch13", "ch14", "ch15";
308+
clocks = <&cpg CPG_MOD 0x0>;
309+
power-domains = <&cpg>;
310+
resets = <&cpg 0x31>;
311+
#dma-cells = <1>;
312+
dma-channels = <16>;
313+
renesas,icu = <&icu 4>;
314+
};
315+
316+
dmac1: dma-controller@14830000 {
317+
compatible = "renesas,r9a09g057-dmac";
318+
reg = <0 0x14830000 0 0x10000>;
319+
interrupts = <GIC_SPI 495 IRQ_TYPE_EDGE_RISING>,
320+
<GIC_SPI 25 IRQ_TYPE_EDGE_RISING>,
321+
<GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
322+
<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
323+
<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
324+
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>,
325+
<GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
326+
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>,
327+
<GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
328+
<GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
329+
<GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
330+
<GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
331+
<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
332+
<GIC_SPI 37 IRQ_TYPE_EDGE_RISING>,
333+
<GIC_SPI 38 IRQ_TYPE_EDGE_RISING>,
334+
<GIC_SPI 39 IRQ_TYPE_EDGE_RISING>,
335+
<GIC_SPI 40 IRQ_TYPE_EDGE_RISING>;
336+
interrupt-names = "error",
337+
"ch0", "ch1", "ch2", "ch3",
338+
"ch4", "ch5", "ch6", "ch7",
339+
"ch8", "ch9", "ch10", "ch11",
340+
"ch12", "ch13", "ch14", "ch15";
341+
clocks = <&cpg CPG_MOD 0x1>;
342+
power-domains = <&cpg>;
343+
resets = <&cpg 0x32>;
344+
#dma-cells = <1>;
345+
dma-channels = <16>;
346+
renesas,icu = <&icu 0>;
347+
};
348+
349+
dmac2: dma-controller@14840000 {
350+
compatible = "renesas,r9a09g057-dmac";
351+
reg = <0 0x14840000 0 0x10000>;
352+
interrupts = <GIC_SPI 496 IRQ_TYPE_EDGE_RISING>,
353+
<GIC_SPI 41 IRQ_TYPE_EDGE_RISING>,
354+
<GIC_SPI 42 IRQ_TYPE_EDGE_RISING>,
355+
<GIC_SPI 43 IRQ_TYPE_EDGE_RISING>,
356+
<GIC_SPI 44 IRQ_TYPE_EDGE_RISING>,
357+
<GIC_SPI 45 IRQ_TYPE_EDGE_RISING>,
358+
<GIC_SPI 46 IRQ_TYPE_EDGE_RISING>,
359+
<GIC_SPI 47 IRQ_TYPE_EDGE_RISING>,
360+
<GIC_SPI 48 IRQ_TYPE_EDGE_RISING>,
361+
<GIC_SPI 49 IRQ_TYPE_EDGE_RISING>,
362+
<GIC_SPI 50 IRQ_TYPE_EDGE_RISING>,
363+
<GIC_SPI 51 IRQ_TYPE_EDGE_RISING>,
364+
<GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
365+
<GIC_SPI 53 IRQ_TYPE_EDGE_RISING>,
366+
<GIC_SPI 54 IRQ_TYPE_EDGE_RISING>,
367+
<GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
368+
<GIC_SPI 56 IRQ_TYPE_EDGE_RISING>;
369+
interrupt-names = "error",
370+
"ch0", "ch1", "ch2", "ch3",
371+
"ch4", "ch5", "ch6", "ch7",
372+
"ch8", "ch9", "ch10", "ch11",
373+
"ch12", "ch13", "ch14", "ch15";
374+
clocks = <&cpg CPG_MOD 0x2>;
375+
power-domains = <&cpg>;
376+
resets = <&cpg 0x33>;
377+
#dma-cells = <1>;
378+
dma-channels = <16>;
379+
renesas,icu = <&icu 1>;
380+
};
381+
382+
dmac3: dma-controller@12000000 {
383+
compatible = "renesas,r9a09g057-dmac";
384+
reg = <0 0x12000000 0 0x10000>;
385+
interrupts = <GIC_SPI 497 IRQ_TYPE_EDGE_RISING>,
386+
<GIC_SPI 57 IRQ_TYPE_EDGE_RISING>,
387+
<GIC_SPI 58 IRQ_TYPE_EDGE_RISING>,
388+
<GIC_SPI 59 IRQ_TYPE_EDGE_RISING>,
389+
<GIC_SPI 60 IRQ_TYPE_EDGE_RISING>,
390+
<GIC_SPI 61 IRQ_TYPE_EDGE_RISING>,
391+
<GIC_SPI 62 IRQ_TYPE_EDGE_RISING>,
392+
<GIC_SPI 63 IRQ_TYPE_EDGE_RISING>,
393+
<GIC_SPI 64 IRQ_TYPE_EDGE_RISING>,
394+
<GIC_SPI 65 IRQ_TYPE_EDGE_RISING>,
395+
<GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
396+
<GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
397+
<GIC_SPI 68 IRQ_TYPE_EDGE_RISING>,
398+
<GIC_SPI 69 IRQ_TYPE_EDGE_RISING>,
399+
<GIC_SPI 70 IRQ_TYPE_EDGE_RISING>,
400+
<GIC_SPI 71 IRQ_TYPE_EDGE_RISING>,
401+
<GIC_SPI 72 IRQ_TYPE_EDGE_RISING>;
402+
interrupt-names = "error",
403+
"ch0", "ch1", "ch2", "ch3",
404+
"ch4", "ch5", "ch6", "ch7",
405+
"ch8", "ch9", "ch10", "ch11",
406+
"ch12", "ch13", "ch14", "ch15";
407+
clocks = <&cpg CPG_MOD 0x3>;
408+
power-domains = <&cpg>;
409+
resets = <&cpg 0x34>;
410+
#dma-cells = <1>;
411+
dma-channels = <16>;
412+
renesas,icu = <&icu 2>;
413+
};
414+
415+
dmac4: dma-controller@12010000 {
416+
compatible = "renesas,r9a09g057-dmac";
417+
reg = <0 0x12010000 0 0x10000>;
418+
interrupts = <GIC_SPI 498 IRQ_TYPE_EDGE_RISING>,
419+
<GIC_SPI 73 IRQ_TYPE_EDGE_RISING>,
420+
<GIC_SPI 74 IRQ_TYPE_EDGE_RISING>,
421+
<GIC_SPI 75 IRQ_TYPE_EDGE_RISING>,
422+
<GIC_SPI 76 IRQ_TYPE_EDGE_RISING>,
423+
<GIC_SPI 77 IRQ_TYPE_EDGE_RISING>,
424+
<GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
425+
<GIC_SPI 79 IRQ_TYPE_EDGE_RISING>,
426+
<GIC_SPI 80 IRQ_TYPE_EDGE_RISING>,
427+
<GIC_SPI 81 IRQ_TYPE_EDGE_RISING>,
428+
<GIC_SPI 82 IRQ_TYPE_EDGE_RISING>,
429+
<GIC_SPI 83 IRQ_TYPE_EDGE_RISING>,
430+
<GIC_SPI 84 IRQ_TYPE_EDGE_RISING>,
431+
<GIC_SPI 85 IRQ_TYPE_EDGE_RISING>,
432+
<GIC_SPI 86 IRQ_TYPE_EDGE_RISING>,
433+
<GIC_SPI 87 IRQ_TYPE_EDGE_RISING>,
434+
<GIC_SPI 88 IRQ_TYPE_EDGE_RISING>;
435+
interrupt-names = "error",
436+
"ch0", "ch1", "ch2", "ch3",
437+
"ch4", "ch5", "ch6", "ch7",
438+
"ch8", "ch9", "ch10", "ch11",
439+
"ch12", "ch13", "ch14", "ch15";
440+
clocks = <&cpg CPG_MOD 0x4>;
441+
power-domains = <&cpg>;
442+
resets = <&cpg 0x35>;
443+
#dma-cells = <1>;
444+
dma-channels = <16>;
445+
renesas,icu = <&icu 3>;
446+
};
447+
283448
ostm0: timer@11800000 {
284449
compatible = "renesas,r9a09g057-ostm", "renesas,ostm";
285450
reg = <0x0 0x11800000 0x0 0x1000>;

0 commit comments

Comments
 (0)