@@ -2446,7 +2446,6 @@ bool amd_iommu_is_attach_deferred(struct device *dev)
2446
2446
2447
2447
return dev_data -> defer_attach ;
2448
2448
}
2449
- EXPORT_SYMBOL_GPL (amd_iommu_is_attach_deferred );
2450
2449
2451
2450
static void amd_iommu_flush_iotlb_all (struct iommu_domain * domain )
2452
2451
{
@@ -2606,7 +2605,6 @@ int amd_iommu_flush_page(struct iommu_domain *dom, u32 pasid,
2606
2605
2607
2606
return ret ;
2608
2607
}
2609
- EXPORT_SYMBOL (amd_iommu_flush_page );
2610
2608
2611
2609
static int __amd_iommu_flush_tlb (struct protection_domain * domain , u32 pasid )
2612
2610
{
@@ -2626,7 +2624,6 @@ int amd_iommu_flush_tlb(struct iommu_domain *dom, u32 pasid)
2626
2624
2627
2625
return ret ;
2628
2626
}
2629
- EXPORT_SYMBOL (amd_iommu_flush_tlb );
2630
2627
2631
2628
static u64 * __get_gcr3_pte (u64 * root , int level , u32 pasid , bool alloc )
2632
2629
{
@@ -2706,7 +2703,6 @@ int amd_iommu_domain_set_gcr3(struct iommu_domain *dom, u32 pasid,
2706
2703
2707
2704
return ret ;
2708
2705
}
2709
- EXPORT_SYMBOL (amd_iommu_domain_set_gcr3 );
2710
2706
2711
2707
int amd_iommu_domain_clear_gcr3 (struct iommu_domain * dom , u32 pasid )
2712
2708
{
@@ -2720,7 +2716,6 @@ int amd_iommu_domain_clear_gcr3(struct iommu_domain *dom, u32 pasid)
2720
2716
2721
2717
return ret ;
2722
2718
}
2723
- EXPORT_SYMBOL (amd_iommu_domain_clear_gcr3 );
2724
2719
2725
2720
int amd_iommu_complete_ppr (struct pci_dev * pdev , u32 pasid ,
2726
2721
int status , int tag )
@@ -2739,7 +2734,6 @@ int amd_iommu_complete_ppr(struct pci_dev *pdev, u32 pasid,
2739
2734
2740
2735
return iommu_queue_command (iommu , & cmd );
2741
2736
}
2742
- EXPORT_SYMBOL (amd_iommu_complete_ppr );
2743
2737
2744
2738
#ifdef CONFIG_IRQ_REMAP
2745
2739
0 commit comments