Skip to content

Commit a2e9348

Browse files
Nitheesh Sekarvinodkoul
authored andcommitted
dt-bindings: phy: qcom,uniphy-pcie: Document PCIe uniphy
Document the Qualcomm UNIPHY PCIe 28LP present in IPQ5332. Reviewed-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Nitheesh Sekar <[email protected]> Signed-off-by: Varadarajan Narayanan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
1 parent e45cc62 commit a2e9348

File tree

1 file changed

+76
-0
lines changed

1 file changed

+76
-0
lines changed
Lines changed: 76 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,76 @@
1+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/phy/qcom,ipq5332-uniphy-pcie-phy.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Qualcomm UNIPHY PCIe 28LP PHY
8+
9+
maintainers:
10+
- Nitheesh Sekar <[email protected]>
11+
- Varadarajan Narayanan <[email protected]>
12+
13+
description:
14+
PCIe and USB combo PHY found in Qualcomm IPQ5332 SoC
15+
16+
properties:
17+
compatible:
18+
enum:
19+
- qcom,ipq5332-uniphy-pcie-phy
20+
21+
reg:
22+
maxItems: 1
23+
24+
clocks:
25+
items:
26+
- description: pcie pipe clock
27+
- description: pcie ahb clock
28+
29+
resets:
30+
items:
31+
- description: phy reset
32+
- description: ahb reset
33+
- description: cfg reset
34+
35+
"#phy-cells":
36+
const: 0
37+
38+
"#clock-cells":
39+
const: 0
40+
41+
num-lanes:
42+
$ref: /schemas/types.yaml#/definitions/uint32
43+
enum: [1, 2]
44+
45+
required:
46+
- compatible
47+
- reg
48+
- clocks
49+
- resets
50+
- "#phy-cells"
51+
- "#clock-cells"
52+
- num-lanes
53+
54+
additionalProperties: false
55+
56+
examples:
57+
- |
58+
#include <dt-bindings/clock/qcom,ipq5332-gcc.h>
59+
60+
pcie0_phy: phy@4b0000 {
61+
compatible = "qcom,ipq5332-uniphy-pcie-phy";
62+
reg = <0x004b0000 0x800>;
63+
64+
clocks = <&gcc GCC_PCIE3X1_0_PIPE_CLK>,
65+
<&gcc GCC_PCIE3X1_PHY_AHB_CLK>;
66+
67+
resets = <&gcc GCC_PCIE3X1_0_PHY_BCR>,
68+
<&gcc GCC_PCIE3X1_PHY_AHB_CLK_ARES>,
69+
<&gcc GCC_PCIE3X1_0_PHY_PHY_BCR>;
70+
71+
#clock-cells = <0>;
72+
73+
#phy-cells = <0>;
74+
75+
num-lanes = <1>;
76+
};

0 commit comments

Comments
 (0)