@@ -137,7 +137,6 @@ static const struct {
137
137
[RTL_GIGA_MAC_VER_51 ] = {"RTL8168ep/8111ep" },
138
138
[RTL_GIGA_MAC_VER_52 ] = {"RTL8168fp/RTL8117" , FIRMWARE_8168FP_3 },
139
139
[RTL_GIGA_MAC_VER_53 ] = {"RTL8168fp/RTL8117" , },
140
- [RTL_GIGA_MAC_VER_60 ] = {"RTL8125A" },
141
140
[RTL_GIGA_MAC_VER_61 ] = {"RTL8125A" , FIRMWARE_8125A_3 },
142
141
/* reserve 62 for CFG_METHOD_4 in the vendor driver */
143
142
[RTL_GIGA_MAC_VER_63 ] = {"RTL8125B" , FIRMWARE_8125B_2 },
@@ -680,7 +679,7 @@ static void rtl_pci_commit(struct rtl8169_private *tp)
680
679
681
680
static bool rtl_is_8125 (struct rtl8169_private * tp )
682
681
{
683
- return tp -> mac_version >= RTL_GIGA_MAC_VER_60 ;
682
+ return tp -> mac_version >= RTL_GIGA_MAC_VER_61 ;
684
683
}
685
684
686
685
static bool rtl_is_8168evl_up (struct rtl8169_private * tp )
@@ -2258,7 +2257,7 @@ static void rtl_init_rxcfg(struct rtl8169_private *tp)
2258
2257
case RTL_GIGA_MAC_VER_40 ... RTL_GIGA_MAC_VER_53 :
2259
2258
RTL_W32 (tp , RxConfig , RX128_INT_EN | RX_MULTI_EN | RX_DMA_BURST | RX_EARLY_OFF );
2260
2259
break ;
2261
- case RTL_GIGA_MAC_VER_60 ... RTL_GIGA_MAC_VER_63 :
2260
+ case RTL_GIGA_MAC_VER_61 ... RTL_GIGA_MAC_VER_63 :
2262
2261
RTL_W32 (tp , RxConfig , RX_FETCH_DFLT_8125 | RX_DMA_BURST );
2263
2262
break ;
2264
2263
default :
@@ -2442,7 +2441,7 @@ static void rtl_wait_txrx_fifo_empty(struct rtl8169_private *tp)
2442
2441
rtl_loop_wait_high (tp , & rtl_txcfg_empty_cond , 100 , 42 );
2443
2442
rtl_loop_wait_high (tp , & rtl_rxtx_empty_cond , 100 , 42 );
2444
2443
break ;
2445
- case RTL_GIGA_MAC_VER_60 ... RTL_GIGA_MAC_VER_61 :
2444
+ case RTL_GIGA_MAC_VER_61 ... RTL_GIGA_MAC_VER_61 :
2446
2445
rtl_loop_wait_high (tp , & rtl_rxtx_empty_cond , 100 , 42 );
2447
2446
break ;
2448
2447
case RTL_GIGA_MAC_VER_63 :
@@ -2688,7 +2687,7 @@ static void rtl_hw_aspm_clkreq_enable(struct rtl8169_private *tp, bool enable)
2688
2687
2689
2688
switch (tp -> mac_version ) {
2690
2689
case RTL_GIGA_MAC_VER_46 ... RTL_GIGA_MAC_VER_48 :
2691
- case RTL_GIGA_MAC_VER_60 ... RTL_GIGA_MAC_VER_63 :
2690
+ case RTL_GIGA_MAC_VER_61 ... RTL_GIGA_MAC_VER_63 :
2692
2691
/* reset ephy tx/rx disable timer */
2693
2692
r8168_mac_ocp_modify (tp , 0xe094 , 0xff00 , 0 );
2694
2693
/* chip can trigger L1.2 */
@@ -2700,7 +2699,7 @@ static void rtl_hw_aspm_clkreq_enable(struct rtl8169_private *tp, bool enable)
2700
2699
} else {
2701
2700
switch (tp -> mac_version ) {
2702
2701
case RTL_GIGA_MAC_VER_46 ... RTL_GIGA_MAC_VER_48 :
2703
- case RTL_GIGA_MAC_VER_60 ... RTL_GIGA_MAC_VER_63 :
2702
+ case RTL_GIGA_MAC_VER_61 ... RTL_GIGA_MAC_VER_63 :
2704
2703
r8168_mac_ocp_modify (tp , 0xe092 , 0x00ff , 0 );
2705
2704
break ;
2706
2705
default :
@@ -3573,46 +3572,6 @@ static void rtl_hw_start_8125_common(struct rtl8169_private *tp)
3573
3572
udelay (10 );
3574
3573
}
3575
3574
3576
- static void rtl_hw_start_8125a_1 (struct rtl8169_private * tp )
3577
- {
3578
- static const struct ephy_info e_info_8125a_1 [] = {
3579
- { 0x01 , 0xffff , 0xa812 },
3580
- { 0x09 , 0xffff , 0x520c },
3581
- { 0x04 , 0xffff , 0xd000 },
3582
- { 0x0d , 0xffff , 0xf702 },
3583
- { 0x0a , 0xffff , 0x8653 },
3584
- { 0x06 , 0xffff , 0x001e },
3585
- { 0x08 , 0xffff , 0x3595 },
3586
- { 0x20 , 0xffff , 0x9455 },
3587
- { 0x21 , 0xffff , 0x99ff },
3588
- { 0x02 , 0xffff , 0x6046 },
3589
- { 0x29 , 0xffff , 0xfe00 },
3590
- { 0x23 , 0xffff , 0xab62 },
3591
-
3592
- { 0x41 , 0xffff , 0xa80c },
3593
- { 0x49 , 0xffff , 0x520c },
3594
- { 0x44 , 0xffff , 0xd000 },
3595
- { 0x4d , 0xffff , 0xf702 },
3596
- { 0x4a , 0xffff , 0x8653 },
3597
- { 0x46 , 0xffff , 0x001e },
3598
- { 0x48 , 0xffff , 0x3595 },
3599
- { 0x60 , 0xffff , 0x9455 },
3600
- { 0x61 , 0xffff , 0x99ff },
3601
- { 0x42 , 0xffff , 0x6046 },
3602
- { 0x69 , 0xffff , 0xfe00 },
3603
- { 0x63 , 0xffff , 0xab62 },
3604
- };
3605
-
3606
- rtl_set_def_aspm_entry_latency (tp );
3607
-
3608
- /* disable aspm and clock request before access ephy */
3609
- rtl_hw_aspm_clkreq_enable (tp , false);
3610
- rtl_ephy_init (tp , e_info_8125a_1 );
3611
-
3612
- rtl_hw_start_8125_common (tp );
3613
- rtl_hw_aspm_clkreq_enable (tp , true);
3614
- }
3615
-
3616
3575
static void rtl_hw_start_8125a_2 (struct rtl8169_private * tp )
3617
3576
{
3618
3577
static const struct ephy_info e_info_8125a_2 [] = {
@@ -3704,7 +3663,6 @@ static void rtl_hw_config(struct rtl8169_private *tp)
3704
3663
[RTL_GIGA_MAC_VER_51 ] = rtl_hw_start_8168ep_3 ,
3705
3664
[RTL_GIGA_MAC_VER_52 ] = rtl_hw_start_8117 ,
3706
3665
[RTL_GIGA_MAC_VER_53 ] = rtl_hw_start_8117 ,
3707
- [RTL_GIGA_MAC_VER_60 ] = rtl_hw_start_8125a_1 ,
3708
3666
[RTL_GIGA_MAC_VER_61 ] = rtl_hw_start_8125a_2 ,
3709
3667
[RTL_GIGA_MAC_VER_63 ] = rtl_hw_start_8125b ,
3710
3668
};
@@ -4099,7 +4057,6 @@ static unsigned int rtl_quirk_packet_padto(struct rtl8169_private *tp,
4099
4057
4100
4058
switch (tp -> mac_version ) {
4101
4059
case RTL_GIGA_MAC_VER_34 :
4102
- case RTL_GIGA_MAC_VER_60 :
4103
4060
case RTL_GIGA_MAC_VER_61 :
4104
4061
case RTL_GIGA_MAC_VER_63 :
4105
4062
padto = max_t (unsigned int , padto , ETH_ZLEN );
@@ -5143,7 +5100,7 @@ static void rtl_hw_initialize(struct rtl8169_private *tp)
5143
5100
case RTL_GIGA_MAC_VER_40 ... RTL_GIGA_MAC_VER_48 :
5144
5101
rtl_hw_init_8168g (tp );
5145
5102
break ;
5146
- case RTL_GIGA_MAC_VER_60 ... RTL_GIGA_MAC_VER_63 :
5103
+ case RTL_GIGA_MAC_VER_61 ... RTL_GIGA_MAC_VER_63 :
5147
5104
rtl_hw_init_8125 (tp );
5148
5105
break ;
5149
5106
default :
@@ -5234,7 +5191,7 @@ static void rtl_init_mac_address(struct rtl8169_private *tp)
5234
5191
/* register is set if system vendor successfully tested ASPM 1.2 */
5235
5192
static bool rtl_aspm_is_safe (struct rtl8169_private * tp )
5236
5193
{
5237
- if (tp -> mac_version >= RTL_GIGA_MAC_VER_60 &&
5194
+ if (tp -> mac_version >= RTL_GIGA_MAC_VER_61 &&
5238
5195
r8168_mac_ocp_read (tp , 0xc0b2 ) & 0xf )
5239
5196
return true;
5240
5197
0 commit comments