Skip to content

Commit fe55166

Browse files
Peter Chenvinodkoul
authored andcommitted
phy: cadence: salvo: add bist fix
Very limited parts may fail to work on full speed mode (both host and device modes) for USB3 port due to higher threshold in full speed receiver of USB2.0 PHY. One example failure symptom is, the enumeration is failed when connecting full speed USB mouse to USB3 port, especially under high temperature. The workaround is to configure threshold voltage value of single ended receiver by setting USB2.0 PHY register AFE_RX_REG5[2:0] to 3'b101. Signed-off-by: Peter Chen <[email protected]> Signed-off-by: Frank Li <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
1 parent 1492498 commit fe55166

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

drivers/phy/cadence/phy-cadence-salvo.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -91,6 +91,7 @@
9191

9292
/* USB2 PHY register definition */
9393
#define UTMI_REG15 0xaf
94+
#define UTMI_AFE_RX_REG5 0x12
9495

9596
/* TB_ADDR_TX_RCVDETSC_CTRL */
9697
#define RXDET_IN_P3_32KHZ BIT(0)
@@ -247,6 +248,7 @@ static int cdns_salvo_phy_init(struct phy *phy)
247248
cdns_salvo_write(salvo_phy, USB2_PHY_OFFSET, UTMI_REG15,
248249
value | TXVALID_GATE_THRESHOLD_HS_0US);
249250

251+
cdns_salvo_write(salvo_phy, USB2_PHY_OFFSET, UTMI_AFE_RX_REG5, 0x5);
250252
udelay(10);
251253

252254
clk_disable_unprepare(salvo_phy->clk);

0 commit comments

Comments
 (0)