Skip to content

Commit fd5dd2b

Browse files
jiahanxie353AlexisPerry
authored andcommitted
[RISCV][GISEL] IRTranslator for Scalable Vector Store (llvm#86699)
Support IR translation for scalable vector store
1 parent d84ac36 commit fd5dd2b

File tree

2 files changed

+951
-1
lines changed

2 files changed

+951
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21785,7 +21785,7 @@ bool RISCVTargetLowering::fallBackToDAGISel(const Instruction &Inst) const {
2178521785
Op == Instruction::And || Op == Instruction::Or ||
2178621786
Op == Instruction::Xor || Op == Instruction::InsertElement ||
2178721787
Op == Instruction::ShuffleVector || Op == Instruction::Load ||
21788-
Op == Instruction::Freeze)
21788+
Op == Instruction::Freeze || Op == Instruction::Store)
2178921789
return false;
2179021790

2179121791
if (Inst.getType()->isScalableTy())

0 commit comments

Comments
 (0)