We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
vector.print
1 parent 3c1e7fb commit 01ac530Copy full SHA for 01ac530
mlir/lib/Conversion/ArmSMEToSCF/ArmSMEToSCF.cpp
@@ -484,12 +484,6 @@ struct ConvertArmSMEToSCFPass
484
target.addLegalDialect<arm_sme::ArmSMEDialect, vector::VectorDialect,
485
arith::ArithDialect, scf::SCFDialect>();
486
target.addIllegalOp<arm_sme::TileLoadOp, arm_sme::TileStoreOp>();
487
- target.addDynamicallyLegalOp<vector::PrintOp>([](vector::PrintOp op) {
488
- if (!op.getSource())
489
- return true;
490
- VectorType vectorType = dyn_cast<VectorType>(op.getPrintType());
491
- return !vectorType || !arm_sme::isValidSMETileVectorType(vectorType);
492
- });
493
if (failed(applyPartialConversion(getOperation(), target,
494
std::move(patterns))))
495
signalPassFailure();
0 commit comments