Skip to content

Commit 06a0133

Browse files
committed
Formatting
1 parent 722c313 commit 06a0133

File tree

1 file changed

+7
-7
lines changed

1 file changed

+7
-7
lines changed

llvm/lib/Target/AMDGPU/SIISelLowering.cpp

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -4083,14 +4083,14 @@ SDValue SITargetLowering::lowerSET_ROUNDING(SDValue Op,
40834083
if (UseReducedTable) {
40844084
// Truncate to the low 32-bits.
40854085
SDValue BitTable = DAG.getConstant(
4086-
AMDGPU::FltRoundToHWConversionTable & 0xffff, SL, MVT::i32);
4086+
AMDGPU::FltRoundToHWConversionTable & 0xffff, SL, MVT::i32);
40874087

40884088
SDValue Two = DAG.getConstant(2, SL, MVT::i32);
40894089
SDValue RoundModeTimesNumBits =
4090-
DAG.getNode(ISD::SHL, SL, MVT::i32, NewMode, Two);
4090+
DAG.getNode(ISD::SHL, SL, MVT::i32, NewMode, Two);
40914091

40924092
SDValue TableValue =
4093-
DAG.getNode(ISD::SRL, SL, MVT::i32, BitTable, RoundModeTimesNumBits);
4093+
DAG.getNode(ISD::SRL, SL, MVT::i32, BitTable, RoundModeTimesNumBits);
40944094
NewMode = DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, TableValue);
40954095

40964096
// TODO: SimplifyDemandedBits on the setreg source here can likely reduce
@@ -4100,22 +4100,22 @@ SDValue SITargetLowering::lowerSET_ROUNDING(SDValue Op,
41004100
// table_index = is_standard ? value : (value - 4)
41014101
// MODE.fp_round = (bit_table >> table_index) & 0xf
41024102
SDValue BitTable =
4103-
DAG.getConstant(AMDGPU::FltRoundToHWConversionTable, SL, MVT::i64);
4103+
DAG.getConstant(AMDGPU::FltRoundToHWConversionTable, SL, MVT::i64);
41044104

41054105
SDValue Four = DAG.getConstant(4, SL, MVT::i32);
41064106
SDValue IsStandardValue =
4107-
DAG.getSetCC(SL, MVT::i1, NewMode, Four, ISD::SETULT);
4107+
DAG.getSetCC(SL, MVT::i1, NewMode, Four, ISD::SETULT);
41084108
SDValue OffsetEnum = DAG.getNode(ISD::SUB, SL, MVT::i32, NewMode, Four);
41094109

41104110
SDValue IndexVal = DAG.getNode(ISD::SELECT, SL, MVT::i32, IsStandardValue,
41114111
NewMode, OffsetEnum);
41124112

41134113
SDValue Two = DAG.getConstant(2, SL, MVT::i32);
41144114
SDValue RoundModeTimesNumBits =
4115-
DAG.getNode(ISD::SHL, SL, MVT::i32, IndexVal, Two);
4115+
DAG.getNode(ISD::SHL, SL, MVT::i32, IndexVal, Two);
41164116

41174117
SDValue TableValue =
4118-
DAG.getNode(ISD::SRL, SL, MVT::i64, BitTable, RoundModeTimesNumBits);
4118+
DAG.getNode(ISD::SRL, SL, MVT::i64, BitTable, RoundModeTimesNumBits);
41194119
SDValue TruncTable = DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, TableValue);
41204120

41214121
// No need to mask out the high bits since the setreg will ignore them

0 commit comments

Comments
 (0)