@@ -314,16 +314,13 @@ RISCVRegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {
314
314
if (Ty.isVector ()) {
315
315
OpdsMapping[0 ] = getVRBValueMapping (Size.getKnownMinValue ());
316
316
OpdsMapping[1 ] = getVRBValueMapping (Size.getKnownMinValue ());
317
- } else if (isPreISelGenericFloatingPointOpcode (Opc)) {
318
- OpdsMapping[0 ] = getFPValueMapping (Size.getFixedValue ());
319
- OpdsMapping[1 ] = getFPValueMapping (Size.getFixedValue ());
320
317
} else {
321
318
OpdsMapping[0 ] = GPRValueMapping;
322
319
OpdsMapping[1 ] = GPRValueMapping;
323
320
}
324
321
// Use FPR64 for s64 loads on rv32.
325
- if (GPRSize == 32 && Ty.getSizeInBits (). getKnownMinValue () == 64 &&
326
- ! Ty.isVector () ) {
322
+ if (! Ty.isVector () && GPRSize == 32 &&
323
+ Ty.getSizeInBits (). getKnownMinValue () == 64 ) {
327
324
assert (MF.getSubtarget <RISCVSubtarget>().hasStdExtD ());
328
325
OpdsMapping[0 ] = getFPValueMapping (Ty.getSizeInBits ());
329
326
break ;
@@ -347,17 +344,14 @@ RISCVRegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {
347
344
if (Ty.isVector ()) {
348
345
OpdsMapping[0 ] = getVRBValueMapping (Size.getKnownMinValue ());
349
346
OpdsMapping[1 ] = getVRBValueMapping (Size.getKnownMinValue ());
350
- } else if (isPreISelGenericFloatingPointOpcode (Opc)) {
351
- OpdsMapping[0 ] = getFPValueMapping (Size.getFixedValue ());
352
- OpdsMapping[1 ] = getFPValueMapping (Size.getFixedValue ());
353
347
} else {
354
348
OpdsMapping[0 ] = GPRValueMapping;
355
349
OpdsMapping[1 ] = GPRValueMapping;
356
350
}
357
351
358
352
// Use FPR64 for s64 stores on rv32.
359
- if (GPRSize == 32 && Ty.getSizeInBits (). getKnownMinValue () == 64 &&
360
- ! Ty.isVector () ) {
353
+ if (! Ty.isVector () && GPRSize == 32 &&
354
+ Ty.getSizeInBits (). getKnownMinValue () == 64 ) {
361
355
assert (MF.getSubtarget <RISCVSubtarget>().hasStdExtD ());
362
356
OpdsMapping[0 ] = getFPValueMapping (Ty.getSizeInBits ());
363
357
break ;
0 commit comments