Skip to content

Commit 07ddc92

Browse files
adprasad-nvidiaadprasad-nvidia
committed
[REV] Update test files
1 parent d877a20 commit 07ddc92

File tree

4 files changed

+15
-30
lines changed

4 files changed

+15
-30
lines changed

‎llvm/test/CodeGen/AArch64/arm64-rev.ll

Lines changed: 5 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -27,15 +27,13 @@ entry:
2727
define i32 @test_rev_w_srl16(i16 %a) {
2828
; CHECK-SD-LABEL: test_rev_w_srl16:
2929
; CHECK-SD: // %bb.0: // %entry
30-
; CHECK-SD-NEXT: rev w8, w0
31-
; CHECK-SD-NEXT: lsr w0, w8, #16
30+
; CHECK-SD-NEXT: rev16 w0, w0
3231
; CHECK-SD-NEXT: ret
3332
;
3433
; CHECK-GI-LABEL: test_rev_w_srl16:
3534
; CHECK-GI: // %bb.0: // %entry
3635
; CHECK-GI-NEXT: and w8, w0, #0xffff
37-
; CHECK-GI-NEXT: rev w8, w8
38-
; CHECK-GI-NEXT: lsr w0, w8, #16
36+
; CHECK-GI-NEXT: rev16 w0, w8
3937
; CHECK-GI-NEXT: ret
4038
entry:
4139
%0 = zext i16 %a to i32
@@ -48,8 +46,7 @@ define i32 @test_rev_w_srl16_load(ptr %a) {
4846
; CHECK-LABEL: test_rev_w_srl16_load:
4947
; CHECK: // %bb.0: // %entry
5048
; CHECK-NEXT: ldrh w8, [x0]
51-
; CHECK-NEXT: rev w8, w8
52-
; CHECK-NEXT: lsr w0, w8, #16
49+
; CHECK-NEXT: rev16 w0, w8
5350
; CHECK-NEXT: ret
5451
entry:
5552
%0 = load i16, ptr %a
@@ -71,8 +68,7 @@ define i32 @test_rev_w_srl16_add(i8 %a, i8 %b) {
7168
; CHECK-GI: // %bb.0: // %entry
7269
; CHECK-GI-NEXT: and w8, w1, #0xff
7370
; CHECK-GI-NEXT: add w8, w8, w0, uxtb
74-
; CHECK-GI-NEXT: rev w8, w8
75-
; CHECK-GI-NEXT: lsr w0, w8, #16
71+
; CHECK-GI-NEXT: rev16 w0, w8
7672
; CHECK-GI-NEXT: ret
7773
entry:
7874
%0 = zext i8 %a to i32
@@ -472,8 +468,7 @@ define void @test_rev16_truncstore() {
472468
; CHECK-GI-NEXT: .LBB30_1: // %cleanup
473469
; CHECK-GI-NEXT: // =>This Inner Loop Header: Depth=1
474470
; CHECK-GI-NEXT: ldrh w8, [x8]
475-
; CHECK-GI-NEXT: rev w8, w8
476-
; CHECK-GI-NEXT: lsr w8, w8, #16
471+
; CHECK-GI-NEXT: rev16 w8, w8
477472
; CHECK-GI-NEXT: strh w8, [x8]
478473
; CHECK-GI-NEXT: tbz wzr, #0, .LBB30_1
479474
; CHECK-GI-NEXT: .LBB30_2: // %fail

‎llvm/test/CodeGen/AArch64/bswap.ll

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,7 @@
66
define i16 @bswap_i16(i16 %a){
77
; CHECK-LABEL: bswap_i16:
88
; CHECK: // %bb.0:
9-
; CHECK-NEXT: rev w8, w0
10-
; CHECK-NEXT: lsr w0, w8, #16
9+
; CHECK-NEXT: rev16 w0, w0
1110
; CHECK-NEXT: ret
1211
%3 = call i16 @llvm.bswap.i16(i16 %a)
1312
ret i16 %3

‎llvm/test/CodeGen/AArch64/memcmp.ll

Lines changed: 5 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -39,9 +39,8 @@ define i32 @length2(ptr %X, ptr %Y) nounwind {
3939
; CHECK: // %bb.0:
4040
; CHECK-NEXT: ldrh w8, [x0]
4141
; CHECK-NEXT: ldrh w9, [x1]
42-
; CHECK-NEXT: rev w8, w8
42+
; CHECK-NEXT: rev16 w8, w8
4343
; CHECK-NEXT: rev w9, w9
44-
; CHECK-NEXT: lsr w8, w8, #16
4544
; CHECK-NEXT: sub w0, w8, w9, lsr #16
4645
; CHECK-NEXT: ret
4746
%m = tail call i32 @memcmp(ptr %X, ptr %Y, i64 2) nounwind
@@ -93,9 +92,8 @@ define i1 @length2_lt(ptr %X, ptr %Y) nounwind {
9392
; CHECK: // %bb.0:
9493
; CHECK-NEXT: ldrh w8, [x0]
9594
; CHECK-NEXT: ldrh w9, [x1]
96-
; CHECK-NEXT: rev w8, w8
95+
; CHECK-NEXT: rev16 w8, w8
9796
; CHECK-NEXT: rev w9, w9
98-
; CHECK-NEXT: lsr w8, w8, #16
9997
; CHECK-NEXT: sub w8, w8, w9, lsr #16
10098
; CHECK-NEXT: lsr w0, w8, #31
10199
; CHECK-NEXT: ret
@@ -109,9 +107,8 @@ define i1 @length2_gt(ptr %X, ptr %Y) nounwind {
109107
; CHECK: // %bb.0:
110108
; CHECK-NEXT: ldrh w8, [x0]
111109
; CHECK-NEXT: ldrh w9, [x1]
112-
; CHECK-NEXT: rev w8, w8
110+
; CHECK-NEXT: rev16 w8, w8
113111
; CHECK-NEXT: rev w9, w9
114-
; CHECK-NEXT: lsr w8, w8, #16
115112
; CHECK-NEXT: sub w8, w8, w9, lsr #16
116113
; CHECK-NEXT: cmp w8, #0
117114
; CHECK-NEXT: cset w0, gt
@@ -536,10 +533,8 @@ define i32 @length10(ptr %X, ptr %Y) nounwind {
536533
; CHECK-NEXT: // %bb.1: // %loadbb1
537534
; CHECK-NEXT: ldrh w8, [x0, #8]
538535
; CHECK-NEXT: ldrh w9, [x1, #8]
539-
; CHECK-NEXT: rev w8, w8
540-
; CHECK-NEXT: rev w9, w9
541-
; CHECK-NEXT: lsr w8, w8, #16
542-
; CHECK-NEXT: lsr w9, w9, #16
536+
; CHECK-NEXT: rev16 w8, w8
537+
; CHECK-NEXT: rev16 w9, w9
543538
; CHECK-NEXT: cmp x8, x9
544539
; CHECK-NEXT: b.ne .LBB32_3
545540
; CHECK-NEXT: // %bb.2:

‎llvm/test/CodeGen/AArch64/merge-trunc-store.ll

Lines changed: 4 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -10,8 +10,7 @@ define void @le_i16_to_i8(i16 %x, ptr %p0) {
1010
;
1111
; BE-LABEL: le_i16_to_i8:
1212
; BE: // %bb.0:
13-
; BE-NEXT: rev w8, w0
14-
; BE-NEXT: lsr w8, w8, #16
13+
; BE-NEXT: rev16 w8, w0
1514
; BE-NEXT: strh w8, [x1]
1615
; BE-NEXT: ret
1716
%sh1 = lshr i16 %x, 8
@@ -31,8 +30,7 @@ define void @le_i16_to_i8_order(i16 %x, ptr %p0) {
3130
;
3231
; BE-LABEL: le_i16_to_i8_order:
3332
; BE: // %bb.0:
34-
; BE-NEXT: rev w8, w0
35-
; BE-NEXT: lsr w8, w8, #16
33+
; BE-NEXT: rev16 w8, w0
3634
; BE-NEXT: strh w8, [x1]
3735
; BE-NEXT: ret
3836
%sh1 = lshr i16 %x, 8
@@ -47,8 +45,7 @@ define void @le_i16_to_i8_order(i16 %x, ptr %p0) {
4745
define void @be_i16_to_i8_offset(i16 %x, ptr %p0) {
4846
; LE-LABEL: be_i16_to_i8_offset:
4947
; LE: // %bb.0:
50-
; LE-NEXT: rev w8, w0
51-
; LE-NEXT: lsr w8, w8, #16
48+
; LE-NEXT: rev16 w8, w0
5249
; LE-NEXT: sturh w8, [x1, #11]
5350
; LE-NEXT: ret
5451
;
@@ -69,8 +66,7 @@ define void @be_i16_to_i8_offset(i16 %x, ptr %p0) {
6966
define void @be_i16_to_i8_order(i16 %x, ptr %p0) {
7067
; LE-LABEL: be_i16_to_i8_order:
7168
; LE: // %bb.0:
72-
; LE-NEXT: rev w8, w0
73-
; LE-NEXT: lsr w8, w8, #16
69+
; LE-NEXT: rev16 w8, w0
7470
; LE-NEXT: strh w8, [x1]
7571
; LE-NEXT: ret
7672
;

0 commit comments

Comments
 (0)