Skip to content

Commit 08d8192

Browse files
committed
Remove GlobalISel changes not needed yet
1 parent e6027f7 commit 08d8192

File tree

3 files changed

+0
-7
lines changed

3 files changed

+0
-7
lines changed

llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -154,7 +154,6 @@ def : GINodeEquiv<G_FTAN, ftan>;
154154
def : GINodeEquiv<G_FACOS, facos>;
155155
def : GINodeEquiv<G_FASIN, fasin>;
156156
def : GINodeEquiv<G_FATAN, fatan>;
157-
def : GINodeEquiv<G_FATAN2, fatan2>;
158157
def : GINodeEquiv<G_FCOSH, fcosh>;
159158
def : GINodeEquiv<G_FSINH, fsinh>;
160159
def : GINodeEquiv<G_FTANH, ftanh>;

llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -457,8 +457,6 @@ static RTLIB::Libcall getRTLibDesc(unsigned Opcode, unsigned Size) {
457457
RTLIBCASE(ACOS_F);
458458
case TargetOpcode::G_FATAN:
459459
RTLIBCASE(ATAN_F);
460-
case TargetOpcode::G_FATAN2:
461-
RTLIBCASE(ATAN2_F);
462460
case TargetOpcode::G_FSINH:
463461
RTLIBCASE(SINH_F);
464462
case TargetOpcode::G_FCOSH:
@@ -1204,7 +1202,6 @@ LegalizerHelper::libcall(MachineInstr &MI, LostDebugLocObserver &LocObserver) {
12041202
case TargetOpcode::G_FACOS:
12051203
case TargetOpcode::G_FASIN:
12061204
case TargetOpcode::G_FATAN:
1207-
case TargetOpcode::G_FATAN2:
12081205
case TargetOpcode::G_FCOSH:
12091206
case TargetOpcode::G_FSINH:
12101207
case TargetOpcode::G_FTANH:
@@ -3125,7 +3122,6 @@ LegalizerHelper::widenScalar(MachineInstr &MI, unsigned TypeIdx, LLT WideTy) {
31253122
case TargetOpcode::G_FACOS:
31263123
case TargetOpcode::G_FASIN:
31273124
case TargetOpcode::G_FATAN:
3128-
case TargetOpcode::G_FATAN2:
31293125
case TargetOpcode::G_FCOSH:
31303126
case TargetOpcode::G_FSINH:
31313127
case TargetOpcode::G_FTANH:

llvm/lib/CodeGen/GlobalISel/Utils.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -828,7 +828,6 @@ bool llvm::isKnownNeverNaN(Register Val, const MachineRegisterInfo &MRI,
828828
case TargetOpcode::G_FACOS:
829829
case TargetOpcode::G_FASIN:
830830
case TargetOpcode::G_FATAN:
831-
case TargetOpcode::G_FATAN2:
832831
case TargetOpcode::G_FCOSH:
833832
case TargetOpcode::G_FSINH:
834833
case TargetOpcode::G_FTANH:
@@ -1716,7 +1715,6 @@ bool llvm::isPreISelGenericFloatingPointOpcode(unsigned Opc) {
17161715
case TargetOpcode::G_FACOS:
17171716
case TargetOpcode::G_FASIN:
17181717
case TargetOpcode::G_FATAN:
1719-
case TargetOpcode::G_FATAN2:
17201718
case TargetOpcode::G_FCOSH:
17211719
case TargetOpcode::G_FSINH:
17221720
case TargetOpcode::G_FTANH:

0 commit comments

Comments
 (0)