We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 601c9be commit 08eced5Copy full SHA for 08eced5
mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/test-scalable-interleave.mlir
@@ -1,6 +1,7 @@
1
// RUN: mlir-opt %s -test-lower-to-llvm | \
2
// RUN: %mcr_aarch64_cmd -e entry -entry-point-result=void \
3
-// RUN: -shared-libs=%mlir_c_runner_utils,%mlir_arm_runner_utils | \
+// RUN: -shared-libs=%mlir_c_runner_utils,%mlir_arm_runner_utils \
4
+// RUN: -march=aarch64 -mattr=+sve | \
5
// RUN: FileCheck %s
6
7
func.func @entry() {
0 commit comments