|
1 | 1 | ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
2 | 2 |
|
3 |
| -; RUN: llc -mtriple=riscv32 -target-abi=ilp32d -mattr=+v,+zfh,+zvfh,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32,RV32V |
4 |
| -; RUN: llc -mtriple=riscv32 -target-abi=ilp32d -mattr=+v,+zfh,+zvfh,+zba,+zbb -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32,RV32VB |
| 3 | +; RUN: llc -mtriple=riscv32 -target-abi=ilp32d -mattr=+v,+zfh,+zvfh,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32 |
| 4 | +; RUN: llc -mtriple=riscv32 -target-abi=ilp32d -mattr=+v,+zfh,+zvfh,+zba,+zbb -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32 |
5 | 5 | ; RUN: llc -mtriple=riscv64 -target-abi=lp64d -mattr=+v,+zfh,+zvfh,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV64,RV64V
|
6 | 6 | ; RUN: llc -mtriple=riscv64 -target-abi=lp64d -mattr=+v,+zfh,+zvfh,+rva22u64 -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV64,RVA22U64
|
7 | 7 |
|
@@ -1502,6 +1502,3 @@ define <8 x double> @buildvec_v8f64_zvl512(double %e0, double %e1, double %e2, d
|
1502 | 1502 | %v7 = insertelement <8 x double> %v6, double %e7, i64 7
|
1503 | 1503 | ret <8 x double> %v7
|
1504 | 1504 | }
|
1505 |
| -;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line: |
1506 |
| -; RV32V: {{.*}} |
1507 |
| -; RV32VB: {{.*}} |
0 commit comments