Skip to content

Commit 0bc7ebb

Browse files
committed
Feedback
1 parent 449f2ee commit 0bc7ebb

File tree

1 file changed

+4
-3
lines changed

1 file changed

+4
-3
lines changed

llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp

Lines changed: 4 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -204,18 +204,19 @@ void AMDGPUPALMetadata::setRegister(unsigned Reg, const MCExpr *Val,
204204
return;
205205
}
206206
auto &N = getRegisters()[MsgPackDoc.getNode(Reg)];
207-
bool RegSeenInREM = REM.find(Reg) != REM.end();
207+
auto ExprIt = REM.find(Reg);
208+
bool RegSeenInREM = ExprIt != REM.end();
208209

209210
if (RegSeenInREM) {
210-
Val = MCBinaryExpr::createOr(Val, REM[Reg], Ctx);
211+
Val = MCBinaryExpr::createOr(Val, ExprIt->getSecond(), Ctx);
211212
// This conditional may be redundant most of the time, but
212213
// setRegister(unsigned, unsigned) could've been called while RegSeenInREM
213214
// is true.
214215
if (N.getKind() == msgpack::Type::UInt) {
215216
const MCExpr *NExpr = MCConstantExpr::create(N.getUInt(), Ctx);
216217
Val = MCBinaryExpr::createOr(Val, NExpr, Ctx);
217218
}
218-
REM[Reg] = Val;
219+
ExprIt->getSecond() = Val;
219220
} else if (N.getKind() == msgpack::Type::UInt) {
220221
const MCExpr *NExpr = MCConstantExpr::create(N.getUInt(), Ctx);
221222
Val = MCBinaryExpr::createOr(Val, NExpr, Ctx);

0 commit comments

Comments
 (0)