Skip to content

Commit 0bde144

Browse files
committed
Address coding guideline comment
1 parent 606ea91 commit 0bde144

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -15390,13 +15390,13 @@ static void fixupShuffleMaskForPermutedSToV(
1539015390
SmallVectorImpl<int> &ShuffV, int LHSFirstElt, int LHSLastElt,
1539115391
int RHSFirstElt, int RHSLastElt, int HalfVec, unsigned LHSNumValidElts,
1539215392
unsigned RHSNumValidElts, const PPCSubtarget &Subtarget) {
15393-
for (int i = 0, e = ShuffV.size(); i < e; i++) {
15394-
int Idx = ShuffV[i];
15393+
for (int I = 0, E = ShuffV.size(); I < E; ++I) {
15394+
int Idx = ShuffV[I];
1539515395
if (Idx >= LHSFirstElt && Idx <= LHSLastElt)
15396-
ShuffV[i] +=
15396+
ShuffV[I] +=
1539715397
Subtarget.isLittleEndian() ? HalfVec : HalfVec - LHSNumValidElts;
1539815398
if (Idx >= RHSFirstElt && Idx <= RHSLastElt)
15399-
ShuffV[i] +=
15399+
ShuffV[I] +=
1540015400
Subtarget.isLittleEndian() ? HalfVec : HalfVec - RHSNumValidElts;
1540115401
}
1540215402
}
@@ -15439,8 +15439,8 @@ static SDValue getSToVPermuted(SDValue OrigSToV, SelectionDAG &DAG,
1543915439
static bool isShuffleMaskInRange(const SmallVectorImpl<int> &ShuffV,
1544015440
int HalfVec, int LHSLastElementDefined,
1544115441
int RHSLastElementDefined) {
15442-
for (int i : seq<int>(0, ShuffV.size())) {
15443-
int Index = ShuffV[i];
15442+
for (int I : seq<int>(0, ShuffV.size())) {
15443+
int Index = ShuffV[I];
1544415444
if (Index < 0) // Skip explicitly undefined mask indices.
1544515445
continue;
1544615446
// Handle first input vector of the vector_shuffle.

0 commit comments

Comments
 (0)