|
| 1 | +; RUN: opt -S --passes="print-dx-shader-flags" 2>&1 %s | FileCheck %s |
| 2 | + |
| 3 | +; This test makes sure that the shader flag '64 UAV slots' is set when there are |
| 4 | +; more than 8 UAVs in the module. |
| 5 | + |
| 6 | +; Note: there is no feature flag here (only a module flag), so we don't have an |
| 7 | +; object test. |
| 8 | + |
| 9 | +target triple = "dxil-pc-shadermodel6.7-library" |
| 10 | + |
| 11 | +; CHECK: Combined Shader Flags for Module |
| 12 | +; CHECK-NEXT: Shader Flags Value: 0x00008000 |
| 13 | + |
| 14 | +; CHECK: Note: shader requires additional functionality: |
| 15 | +; CHECK: 64 UAV slots |
| 16 | + |
| 17 | +; Note: 64 UAV slots does not get set per-function |
| 18 | +; CHECK: Function test : 0x00000000 |
| 19 | +define void @test() "hlsl.export" { |
| 20 | + ; RWBuffer<float> Buf : register(u0, space0) |
| 21 | + %buf0 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 22 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 23 | + i32 0, i32 0, i32 1, i32 0, i1 false) |
| 24 | + ; RWBuffer<float> Buf : register(u1, space0) |
| 25 | + %buf1 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 26 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 27 | + i32 0, i32 1, i32 1, i32 0, i1 false) |
| 28 | + ; RWBuffer<float> Buf : register(u2, space0) |
| 29 | + %buf2 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 30 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 31 | + i32 0, i32 2, i32 1, i32 0, i1 false) |
| 32 | + ; RWBuffer<float> Buf : register(u3, space0) |
| 33 | + %buf3 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 34 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 35 | + i32 0, i32 3, i32 1, i32 0, i1 false) |
| 36 | + ; RWBuffer<float> Buf : register(u4, space0) |
| 37 | + %buf4 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 38 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 39 | + i32 0, i32 4, i32 1, i32 0, i1 false) |
| 40 | + ; RWBuffer<float> Buf : register(u5, space0) |
| 41 | + %buf5 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 42 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 43 | + i32 0, i32 5, i32 1, i32 0, i1 false) |
| 44 | + ; RWBuffer<float> Buf : register(u6, space0) |
| 45 | + %buf6 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 46 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 47 | + i32 0, i32 6, i32 1, i32 0, i1 false) |
| 48 | + ; RWBuffer<float> Buf : register(u7, space0) |
| 49 | + %buf7 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 50 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 51 | + i32 0, i32 7, i32 1, i32 0, i1 false) |
| 52 | + ; RWBuffer<float> Buf : register(u8, space0) |
| 53 | + %buf8 = call target("dx.TypedBuffer", float, 1, 0, 1) |
| 54 | + @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_f32_1_0t( |
| 55 | + i32 0, i32 8, i32 1, i32 0, i1 false) |
| 56 | + ret void |
| 57 | +} |
| 58 | + |
| 59 | +!llvm.module.flags = !{!0} |
| 60 | +!0 = !{i32 1, !"dx.resmayalias", i32 1} |
0 commit comments