We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b24bd94 commit 10ab767Copy full SHA for 10ab767
llvm/docs/ReleaseNotes.rst
@@ -153,6 +153,7 @@ Changes to the RISC-V Backend
153
"SiFive Custom Instruction Extension" as SiFive defines it. The LLVM project
154
needs to work with SiFive to define and document real extension names for
155
individual CSRs and instructions.
156
+* ``-mcpu=sifive-p450`` was added.
157
158
Changes to the WebAssembly Backend
159
----------------------------------
0 commit comments