@@ -949,6 +949,7 @@ def WaveActiveAnyTrue : DXILOp<113, waveAnyTrue> {
949
949
let arguments = [Int1Ty];
950
950
let result = Int1Ty;
951
951
let stages = [Stages<DXIL1_0, [all_stages]>];
952
+ let properties = [IsWave];
952
953
}
953
954
954
955
def WaveIsFirstLane : DXILOp<110, waveIsFirstLane> {
@@ -957,6 +958,7 @@ def WaveIsFirstLane : DXILOp<110, waveIsFirstLane> {
957
958
let arguments = [];
958
959
let result = Int1Ty;
959
960
let stages = [Stages<DXIL1_0, [all_stages]>];
961
+ let properties = [IsWave];
960
962
}
961
963
962
964
def WaveReadLaneAt: DXILOp<117, waveReadLaneAt> {
@@ -966,6 +968,7 @@ def WaveReadLaneAt: DXILOp<117, waveReadLaneAt> {
966
968
let result = OverloadTy;
967
969
let overloads = [Overloads<DXIL1_0, [HalfTy, FloatTy, DoubleTy, Int1Ty, Int16Ty, Int32Ty, Int64Ty]>];
968
970
let stages = [Stages<DXIL1_0, [all_stages]>];
971
+ let properties = [IsWave];
969
972
}
970
973
971
974
def WaveGetLaneIndex : DXILOp<111, waveGetLaneIndex> {
@@ -975,6 +978,7 @@ def WaveGetLaneIndex : DXILOp<111, waveGetLaneIndex> {
975
978
let result = Int32Ty;
976
979
let stages = [Stages<DXIL1_0, [all_stages]>];
977
980
let attributes = [Attributes<DXIL1_0, [ReadOnly]>];
981
+ let properties = [IsWave];
978
982
}
979
983
980
984
def WaveAllBitCount : DXILOp<135, waveAllOp> {
@@ -983,6 +987,7 @@ def WaveAllBitCount : DXILOp<135, waveAllOp> {
983
987
let arguments = [Int1Ty];
984
988
let result = Int32Ty;
985
989
let stages = [Stages<DXIL1_0, [all_stages]>];
990
+ let properties = [IsWave];
986
991
}
987
992
988
993
def Barrier : DXILOp<80, barrier> {
@@ -997,4 +1002,5 @@ def Barrier : DXILOp<80, barrier> {
997
1002
let result = VoidTy;
998
1003
let stages = [Stages<DXIL1_0, [compute, library]>];
999
1004
let attributes = [Attributes<DXIL1_0, []>];
1005
+ let properties = [IsBarrier];
1000
1006
}
0 commit comments