@@ -53,7 +53,7 @@ define <16 x i8> @test_fixed_v16i8(<16 x i8> %a0, <16 x i8> %a1) nounwind {
53
53
; AVX512-NEXT: vpxor %xmm1, %xmm0, %xmm0
54
54
; AVX512-NEXT: vpsrlw $1, %xmm0, %xmm0
55
55
; AVX512-NEXT: vpbroadcastb {{.*#+}} xmm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
56
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to4}, % xmm1, % xmm0
56
+ ; AVX512-NEXT: vpternlogd {{.*#+}} xmm0 = xmm1 ^ ( xmm0 & mem)
57
57
; AVX512-NEXT: vpaddb %xmm2, %xmm0, %xmm0
58
58
; AVX512-NEXT: vpsubb %xmm1, %xmm0, %xmm0
59
59
; AVX512-NEXT: retq
@@ -108,7 +108,7 @@ define <16 x i8> @test_ext_v16i8(<16 x i8> %a0, <16 x i8> %a1) nounwind {
108
108
; AVX512-NEXT: vpxor %xmm1, %xmm0, %xmm0
109
109
; AVX512-NEXT: vpsrlw $1, %xmm0, %xmm0
110
110
; AVX512-NEXT: vpbroadcastb {{.*#+}} xmm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
111
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to4}, % xmm1, % xmm0
111
+ ; AVX512-NEXT: vpternlogd {{.*#+}} xmm0 = xmm1 ^ ( xmm0 & mem)
112
112
; AVX512-NEXT: vpaddb %xmm2, %xmm0, %xmm0
113
113
; AVX512-NEXT: vpsubb %xmm1, %xmm0, %xmm0
114
114
; AVX512-NEXT: retq
@@ -405,7 +405,7 @@ define <32 x i8> @test_fixed_v32i8(<32 x i8> %a0, <32 x i8> %a1) nounwind {
405
405
; AVX512-NEXT: vpxor %ymm1, %ymm0, %ymm0
406
406
; AVX512-NEXT: vpsrlw $1, %ymm0, %ymm0
407
407
; AVX512-NEXT: vpbroadcastb {{.*#+}} ymm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
408
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to8}, % ymm1, % ymm0
408
+ ; AVX512-NEXT: vpternlogd {{.*#+}} ymm0 = ymm1 ^ ( ymm0 & mem)
409
409
; AVX512-NEXT: vpaddb %ymm2, %ymm0, %ymm0
410
410
; AVX512-NEXT: vpsubb %ymm1, %ymm0, %ymm0
411
411
; AVX512-NEXT: retq
@@ -478,7 +478,7 @@ define <32 x i8> @test_ext_v32i8(<32 x i8> %a0, <32 x i8> %a1) nounwind {
478
478
; AVX512-NEXT: vpxor %ymm1, %ymm0, %ymm0
479
479
; AVX512-NEXT: vpsrlw $1, %ymm0, %ymm0
480
480
; AVX512-NEXT: vpbroadcastb {{.*#+}} ymm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
481
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to8}, % ymm1, % ymm0
481
+ ; AVX512-NEXT: vpternlogd {{.*#+}} ymm0 = ymm1 ^ ( ymm0 & mem)
482
482
; AVX512-NEXT: vpaddb %ymm2, %ymm0, %ymm0
483
483
; AVX512-NEXT: vpsubb %ymm1, %ymm0, %ymm0
484
484
; AVX512-NEXT: retq
@@ -966,7 +966,7 @@ define <64 x i8> @test_fixed_v64i8(<64 x i8> %a0, <64 x i8> %a1) nounwind {
966
966
; AVX512-NEXT: vpxorq %zmm1, %zmm0, %zmm0
967
967
; AVX512-NEXT: vpsrlw $1, %zmm0, %zmm0
968
968
; AVX512-NEXT: vpbroadcastb {{.*#+}} zmm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
969
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to16}, % zmm1, % zmm0
969
+ ; AVX512-NEXT: vpternlogd {{.*#+}} zmm0 = zmm1 ^ ( zmm0 & mem)
970
970
; AVX512-NEXT: vpaddb %zmm2, %zmm0, %zmm0
971
971
; AVX512-NEXT: vpsubb %zmm1, %zmm0, %zmm0
972
972
; AVX512-NEXT: retq
@@ -1078,7 +1078,7 @@ define <64 x i8> @test_ext_v64i8(<64 x i8> %a0, <64 x i8> %a1) nounwind {
1078
1078
; AVX512-NEXT: vpxorq %zmm1, %zmm0, %zmm0
1079
1079
; AVX512-NEXT: vpsrlw $1, %zmm0, %zmm0
1080
1080
; AVX512-NEXT: vpbroadcastb {{.*#+}} zmm1 = [64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64]
1081
- ; AVX512-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to16}, % zmm1, % zmm0
1081
+ ; AVX512-NEXT: vpternlogd {{.*#+}} zmm0 = zmm1 ^ ( zmm0 & mem)
1082
1082
; AVX512-NEXT: vpaddb %zmm2, %zmm0, %zmm0
1083
1083
; AVX512-NEXT: vpsubb %zmm1, %zmm0, %zmm0
1084
1084
; AVX512-NEXT: retq
0 commit comments