Skip to content

Commit 175aa86

Browse files
committed
[LoongArch] Format LoongArchL{A}SXInstrInfo.td. NFC
Alignment and start with an upper-case letter.
1 parent 0b554dd commit 175aa86

File tree

2 files changed

+11
-11
lines changed

2 files changed

+11
-11
lines changed

llvm/lib/Target/LoongArch/LoongArchLASXInstrInfo.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
//
1111
//===----------------------------------------------------------------------===//
1212

13-
def loongarch_xvpermi: SDNode<"LoongArchISD::XVPERMI", SDT_loongArchV1RUimm>;
13+
def loongarch_xvpermi: SDNode<"LoongArchISD::XVPERMI", SDT_LoongArchV1RUimm>;
1414

1515
def lasxsplati8
1616
: PatFrag<(ops node:$e0),

llvm/lib/Target/LoongArch/LoongArchLSXInstrInfo.td

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -16,13 +16,13 @@ def SDT_LoongArchVreplve : SDTypeProfile<1, 2, [SDTCisInt<0>, SDTCisVec<0>,
1616
def SDT_LoongArchVecCond : SDTypeProfile<1, 1, [SDTCisInt<0>, SDTCisVec<1>]>;
1717

1818
def SDT_LoongArchVShuf : SDTypeProfile<1, 3, [SDTCisVec<0>,
19-
SDTCisInt<1>, SDTCisVec<1>,
20-
SDTCisSameAs<0, 2>,
21-
SDTCisSameAs<2, 3>]>;
19+
SDTCisInt<1>, SDTCisVec<1>,
20+
SDTCisSameAs<0, 2>,
21+
SDTCisSameAs<2, 3>]>;
2222
def SDT_LoongArchV2R : SDTypeProfile<1, 2, [SDTCisVec<0>,
23-
SDTCisSameAs<0, 1>, SDTCisSameAs<1, 2>]>;
24-
def SDT_loongArchV1RUimm: SDTypeProfile<1, 2, [SDTCisVec<0>,
25-
SDTCisSameAs<0,1>, SDTCisVT<2, i64>]>;
23+
SDTCisSameAs<0, 1>, SDTCisSameAs<1, 2>]>;
24+
def SDT_LoongArchV1RUimm: SDTypeProfile<1, 2, [SDTCisVec<0>,
25+
SDTCisSameAs<0,1>, SDTCisVT<2, i64>]>;
2626

2727
// Target nodes.
2828
def loongarch_vreplve : SDNode<"LoongArchISD::VREPLVE", SDT_LoongArchVreplve>;
@@ -31,9 +31,9 @@ def loongarch_vall_nonzero : SDNode<"LoongArchISD::VALL_NONZERO",
3131
def loongarch_vany_nonzero : SDNode<"LoongArchISD::VANY_NONZERO",
3232
SDT_LoongArchVecCond>;
3333
def loongarch_vall_zero : SDNode<"LoongArchISD::VALL_ZERO",
34-
SDT_LoongArchVecCond>;
34+
SDT_LoongArchVecCond>;
3535
def loongarch_vany_zero : SDNode<"LoongArchISD::VANY_ZERO",
36-
SDT_LoongArchVecCond>;
36+
SDT_LoongArchVecCond>;
3737

3838
def loongarch_vpick_sext_elt : SDNode<"LoongArchISD::VPICK_SEXT_ELT",
3939
SDTypeProfile<1, 3, [SDTCisPtrTy<2>]>>;
@@ -48,8 +48,8 @@ def loongarch_vpackod: SDNode<"LoongArchISD::VPACKOD", SDT_LoongArchV2R>;
4848
def loongarch_vilvl: SDNode<"LoongArchISD::VILVL", SDT_LoongArchV2R>;
4949
def loongarch_vilvh: SDNode<"LoongArchISD::VILVH", SDT_LoongArchV2R>;
5050

51-
def loongarch_vshuf4i: SDNode<"LoongArchISD::VSHUF4I", SDT_loongArchV1RUimm>;
52-
def loongarch_vreplvei: SDNode<"LoongArchISD::VREPLVEI", SDT_loongArchV1RUimm>;
51+
def loongarch_vshuf4i: SDNode<"LoongArchISD::VSHUF4I", SDT_LoongArchV1RUimm>;
52+
def loongarch_vreplvei: SDNode<"LoongArchISD::VREPLVEI", SDT_LoongArchV1RUimm>;
5353

5454
def immZExt1 : ImmLeaf<i64, [{return isUInt<1>(Imm);}]>;
5555
def immZExt2 : ImmLeaf<i64, [{return isUInt<2>(Imm);}]>;

0 commit comments

Comments
 (0)