Skip to content

Commit 188b1a5

Browse files
committed
[AMDGPU] Do not override PseudoInstr in SMEM Pseudo definitions. NFC.
1 parent 5ae5774 commit 188b1a5

File tree

1 file changed

+1
-9
lines changed

1 file changed

+1
-9
lines changed

llvm/lib/Target/AMDGPU/SMInstructions.td

Lines changed: 1 addition & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -25,7 +25,7 @@ def OptSMEMOffsetMod : NamedIntOperand<i32, "offset"> {
2525

2626
class SM_Pseudo <string opName, dag outs, dag ins, string asmOps, list<dag> pattern=[]> :
2727
InstSI <outs, ins, "", pattern>,
28-
SIMCInstr<opName, SIEncodingFamily.NONE> {
28+
SIMCInstr<NAME, SIEncodingFamily.NONE> {
2929
let isPseudo = 1;
3030
let isCodeGenOnly = 1;
3131

@@ -116,7 +116,6 @@ class SM_Probe_Pseudo <string opName, RegisterClass baseClass, OffsetMode offset
116116
let hasSideEffects = 1;
117117
let has_offset = offsets.HasOffset;
118118
let has_soffset = offsets.HasSOffset;
119-
let PseudoInstr = opName # offsets.Variant;
120119
}
121120

122121
class SM_Load_Pseudo <string opName, RegisterClass baseClass,
@@ -132,7 +131,6 @@ class SM_Load_Pseudo <string opName, RegisterClass baseClass,
132131
let has_dlc = 1;
133132
let has_offset = offsets.HasOffset;
134133
let has_soffset = offsets.HasSOffset;
135-
let PseudoInstr = opName # offsets.Variant;
136134
}
137135

138136
class SM_Store_Pseudo <string opName, RegisterClass baseClass,
@@ -148,7 +146,6 @@ class SM_Store_Pseudo <string opName, RegisterClass baseClass,
148146
let has_offset = offsets.HasOffset;
149147
let has_soffset = offsets.HasSOffset;
150148
let ScalarStore = 1;
151-
let PseudoInstr = opName # offsets.Variant;
152149
}
153150

154151
class SM_Discard_Pseudo <string opName, OffsetMode offsets>
@@ -162,7 +159,6 @@ class SM_Discard_Pseudo <string opName, OffsetMode offsets>
162159
let hasSideEffects = 1;
163160
let has_offset = offsets.HasOffset;
164161
let has_soffset = offsets.HasSOffset;
165-
let PseudoInstr = opName # offsets.Variant;
166162
}
167163

168164
multiclass SM_Pseudo_Loads<RegisterClass baseClass,
@@ -238,7 +234,6 @@ class SM_Prefetch_Pseudo <string opName, RegisterClass baseClass, bit hasSBase>
238234
let ScalarStore = 0;
239235
let has_offset = 1;
240236
let has_soffset = 1;
241-
let PseudoInstr = opName;
242237
}
243238

244239
//===----------------------------------------------------------------------===//
@@ -271,8 +266,6 @@ class SM_Pseudo_Atomic<string opName,
271266
RegisterClass dataClass,
272267
OffsetMode offsets,
273268
bit isRet,
274-
string opNameWithSuffix =
275-
opName # offsets.Variant # !if(isRet, "_RTN", ""),
276269
Operand CPolTy = !if(isRet, CPol_GLC, CPol_NonGLC)> :
277270
SM_Atomic_Pseudo<opName,
278271
!if(isRet, (outs dataClass:$sdst), (outs)),
@@ -283,7 +276,6 @@ class SM_Pseudo_Atomic<string opName,
283276
isRet> {
284277
let has_offset = offsets.HasOffset;
285278
let has_soffset = offsets.HasSOffset;
286-
let PseudoInstr = opNameWithSuffix;
287279

288280
let Constraints = !if(isRet, "$sdst = $sdata", "");
289281
let DisableEncoding = !if(isRet, "$sdata", "");

0 commit comments

Comments
 (0)