We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4650a9f commit 19e9b1bCopy full SHA for 19e9b1b
llvm/test/CodeGen/AMDGPU/sched-image-sample-post-RA.mir
@@ -2,6 +2,9 @@
2
# RUN: llc -mtriple=amdgcn -mcpu=gfx1100 -run-pass=postmisched -verify-misched -o - %s | FileCheck -check-prefix=TopDown %s
3
# RUN: llc -mtriple=amdgcn -mcpu=gfx1100 -run-pass=postmisched -misched-postra-direction=bottomup -verify-misched -o - %s | FileCheck -check-prefix=BottomUp %s
4
5
+# This test demonstrates how bottom-up scheduling moves IMAGE_SAMPLE instructions
6
+# earlier compared to top-down scheduling.
7
+
8
---
9
name: sched_image_sample_post_ra
10
tracksRegLiveness: true
0 commit comments