Skip to content

Commit 1a14082

Browse files
authored
[RISCV] Have GPRMem on the correct operand in QCIRVInstESStore (#133042)
It should be on rs1 and not rs2.
1 parent 6c56a84 commit 1a14082

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -442,7 +442,7 @@ class QCIRVInstESBase<bits<3> funct3, bits<2> funct2, dag outs,
442442
let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in
443443
class QCIRVInstESStore<bits<3> funct3, bits<2> funct2, string opcodestr>
444444
: QCIRVInstESBase<funct3, funct2, (outs),
445-
(ins GPRMem:$rs2, GPR:$rs1, simm26:$imm),
445+
(ins GPR:$rs2, GPRMem:$rs1, simm26:$imm),
446446
opcodestr, "$rs2, ${imm}(${rs1})">;
447447

448448
class QCIRVInstEAI<bits<3> funct3, bits<1> funct1, string opcodestr>

0 commit comments

Comments
 (0)