Skip to content

Commit 1a97a7e

Browse files
committed
Address coding guideline comment
1 parent 1cf6d97 commit 1a97a7e

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -15512,13 +15512,13 @@ static void fixupShuffleMaskForPermutedSToV(
1551215512
SmallVectorImpl<int> &ShuffV, int LHSFirstElt, int LHSLastElt,
1551315513
int RHSFirstElt, int RHSLastElt, int HalfVec, unsigned LHSNumValidElts,
1551415514
unsigned RHSNumValidElts, const PPCSubtarget &Subtarget) {
15515-
for (int i = 0, e = ShuffV.size(); i < e; i++) {
15516-
int Idx = ShuffV[i];
15515+
for (int I = 0, E = ShuffV.size(); I < E; ++I) {
15516+
int Idx = ShuffV[I];
1551715517
if (Idx >= LHSFirstElt && Idx <= LHSLastElt)
15518-
ShuffV[i] +=
15518+
ShuffV[I] +=
1551915519
Subtarget.isLittleEndian() ? HalfVec : HalfVec - LHSNumValidElts;
1552015520
if (Idx >= RHSFirstElt && Idx <= RHSLastElt)
15521-
ShuffV[i] +=
15521+
ShuffV[I] +=
1552215522
Subtarget.isLittleEndian() ? HalfVec : HalfVec - RHSNumValidElts;
1552315523
}
1552415524
}
@@ -15561,8 +15561,8 @@ static SDValue getSToVPermuted(SDValue OrigSToV, SelectionDAG &DAG,
1556115561
static bool isShuffleMaskInRange(const SmallVectorImpl<int> &ShuffV,
1556215562
int HalfVec, int LHSLastElementDefined,
1556315563
int RHSLastElementDefined) {
15564-
for (int i : seq<int>(0, ShuffV.size())) {
15565-
int Index = ShuffV[i];
15564+
for (int I : seq<int>(0, ShuffV.size())) {
15565+
int Index = ShuffV[I];
1556615566
if (Index < 0) // Skip explicitly undefined mask indices.
1556715567
continue;
1556815568
// Handle first input vector of the vector_shuffle.

0 commit comments

Comments
 (0)