@@ -1511,7 +1511,7 @@ void PPCRegisterInfo::lowerQuadwordRestore(MachineBasicBlock::iterator II,
1511
1511
1512
1512
// / lowerDMRSpilling - Generate the code for spilling the DMR register.
1513
1513
void PPCRegisterInfo::lowerDMRSpilling (MachineBasicBlock::iterator II,
1514
- unsigned FrameIndex) const {
1514
+ unsigned FrameIndex) const {
1515
1515
MachineInstr &MI = *II; // SPILL_DMR <SrcReg>, <offset>
1516
1516
MachineBasicBlock &MBB = *MI.getParent ();
1517
1517
MachineFunction &MF = *MBB.getParent ();
@@ -1557,7 +1557,7 @@ void PPCRegisterInfo::lowerDMRSpilling(MachineBasicBlock::iterator II,
1557
1557
1558
1558
// / lowerDMRRestore - Generate the code to restore the DMR register.
1559
1559
void PPCRegisterInfo::lowerDMRRestore (MachineBasicBlock::iterator II,
1560
- unsigned FrameIndex) const {
1560
+ unsigned FrameIndex) const {
1561
1561
MachineInstr &MI = *II; // <DestReg> = RESTORE_WACC <offset>
1562
1562
MachineBasicBlock &MBB = *MI.getParent ();
1563
1563
MachineFunction &MF = *MBB.getParent ();
@@ -1584,14 +1584,12 @@ void PPCRegisterInfo::lowerDMRRestore(MachineBasicBlock::iterator II,
1584
1584
FrameIndex, IsLittleEndian ? 0 : 96 );
1585
1585
1586
1586
// Kill virtual registers (killedRegState::Killed).
1587
- BuildMI (MBB, II, DL,
1588
- TII.get (PPC::DMXXINSTDMR512_HI),
1587
+ BuildMI (MBB, II, DL, TII.get (PPC::DMXXINSTDMR512_HI),
1589
1588
TargetRegisterInfo::getSubReg (DestReg, PPC::sub_wacc_hi))
1590
1589
.addReg (VSRpReg2, RegState::Kill)
1591
1590
.addReg (VSRpReg3, RegState::Kill);
1592
1591
1593
- BuildMI (MBB, II, DL,
1594
- TII.get (PPC::DMXXINSTDMR512),
1592
+ BuildMI (MBB, II, DL, TII.get (PPC::DMXXINSTDMR512),
1595
1593
TargetRegisterInfo::getSubReg (DestReg, PPC::sub_wacc_lo))
1596
1594
.addReg (VSRpReg0, RegState::Kill)
1597
1595
.addReg (VSRpReg1, RegState::Kill);
0 commit comments