Skip to content

Commit 2024bfe

Browse files
authored
[AMDGPU] Remove int types from isSISrcFPOperand (#67401)
This is NFCI, I don't believe there are any instructions using packed types in the ins dag, only in patterns, and the affected function is only used in the asm parser. However, int types shall not be reported as fp types. This may be usesul if we create an asm syntax for packed fp literals which we currently don't. If/when we do it that shall affect if we accept FP modifiers on these types or not. Say we could create a syntax like v2(-lit1, |lit2|) that would matter then.
1 parent 4206925 commit 2024bfe

File tree

1 file changed

+0
-3
lines changed

1 file changed

+0
-3
lines changed

llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2237,16 +2237,13 @@ bool isSISrcFPOperand(const MCInstrDesc &Desc, unsigned OpNo) {
22372237
case AMDGPU::OPERAND_REG_IMM_FP16:
22382238
case AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED:
22392239
case AMDGPU::OPERAND_REG_IMM_V2FP16:
2240-
case AMDGPU::OPERAND_REG_IMM_V2INT16:
22412240
case AMDGPU::OPERAND_REG_INLINE_C_FP32:
22422241
case AMDGPU::OPERAND_REG_INLINE_C_FP64:
22432242
case AMDGPU::OPERAND_REG_INLINE_C_FP16:
22442243
case AMDGPU::OPERAND_REG_INLINE_C_V2FP16:
2245-
case AMDGPU::OPERAND_REG_INLINE_C_V2INT16:
22462244
case AMDGPU::OPERAND_REG_INLINE_AC_FP32:
22472245
case AMDGPU::OPERAND_REG_INLINE_AC_FP16:
22482246
case AMDGPU::OPERAND_REG_INLINE_AC_V2FP16:
2249-
case AMDGPU::OPERAND_REG_INLINE_AC_V2INT16:
22502247
case AMDGPU::OPERAND_REG_IMM_V2FP32:
22512248
case AMDGPU::OPERAND_REG_INLINE_C_V2FP32:
22522249
case AMDGPU::OPERAND_REG_INLINE_AC_FP64:

0 commit comments

Comments
 (0)