Skip to content

Commit 21d5064

Browse files
authored
[X86] combineConcatVectorOps - remove VBMI2 limit for v32i16/v64i8 shuffle concatentation (#140077)
This is no longer required with the improvements to subvector load sharing with shouldReduceLoadWidth
1 parent 381a649 commit 21d5064

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -58403,9 +58403,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
5840358403
((VT.is256BitVector() &&
5840458404
(EltSizeInBits >= 32 || Subtarget.hasInt256())) ||
5840558405
(VT.is512BitVector() && Subtarget.useAVX512Regs() &&
58406-
(EltSizeInBits >= 32 || Subtarget.hasVBMI2())))) {
58407-
// TODO: Relax VBMI requirement for repeated shuffle ops - currently
58408-
// limited to targets that should always have good cross lane shuffles.
58406+
(EltSizeInBits >= 32 || Subtarget.useBWIRegs())))) {
5840958407
SDValue Concat0 = CombineSubOperand(VT, Ops, 0);
5841058408
SDValue Concat1 = CombineSubOperand(VT, Ops, 1);
5841158409
if (Concat0 || Concat1 ||

0 commit comments

Comments
 (0)