Commit 228c737

committed

[RISCV] Add tests for vsetvli/vsetvlimax with different SEW/LMUL

1 parent eceb24c commit 228c737Copy full SHA for 228c737

2 files changed

+1346

-54

lines changed

llvm/test/Transforms/InstCombine/RISCV
- riscv-vsetvli-knownbits.ll
- riscv-vsetvlimax-knownbits.ll

2 files changed

+1346

-54

lines changed

Comments

(0)