|
1 |
| -; RUN: llc < %s -mtriple=x86_64-linux -mcpu=corei7 | FileCheck %s --check-prefix=COMMON --check-prefix=LINUX |
2 |
| -; RUN: llc < %s -mtriple=x86_64-win32 -mcpu=corei7 | FileCheck %s --check-prefix=COMMON --check-prefix=MSVC |
| 1 | +; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py |
| 2 | +; RUN: llc < %s -mtriple=x86_64-linux -mcpu=corei7 | FileCheck %s --check-prefixes=SSE-LINUX |
| 3 | +; RUN: llc < %s -mtriple=x86_64-win32 -mcpu=corei7 | FileCheck %s --check-prefixes=SSE-MSVC |
| 4 | +; RUN: llc < %s -mtriple=x86_64-linux -mcpu=corei7-avx | FileCheck %s --check-prefixes=AVX-LINUX |
| 5 | +; RUN: llc < %s -mtriple=x86_64-win32 -mcpu=corei7-avx | FileCheck %s --check-prefixes=AVX-MSVC |
3 | 6 |
|
4 | 7 | ; llc should share constant pool entries between this integer vector
|
5 | 8 | ; and this floating-point vector since they have the same encoding.
|
| 9 | +; FIXME: AVX is duplicating broadcasts |
6 | 10 |
|
7 |
| -; LINUX: LCPI0_0(%rip), %xmm0 |
8 |
| -; MSVC: __xmm@40000000400000004000000040000000(%rip), %xmm0 |
9 |
| -; COMMON: movaps %xmm0, ({{%rdi|%rcx}}) |
10 |
| -; COMMON: movaps %xmm0, ({{%rsi|%rdx}}) |
11 |
| - |
12 |
| -define void @foo(ptr %p, ptr %q, i1 %t) nounwind { |
| 11 | +define void @share_v4i32_v4f32(ptr %p, ptr %q, i1 %t) nounwind { |
| 12 | +; SSE-LINUX-LABEL: share_v4i32_v4f32: |
| 13 | +; SSE-LINUX: # %bb.0: # %entry |
| 14 | +; SSE-LINUX-NEXT: movaps {{.*#+}} xmm0 = [1073741824,1073741824,1073741824,1073741824] |
| 15 | +; SSE-LINUX-NEXT: .p2align 4, 0x90 |
| 16 | +; SSE-LINUX-NEXT: .LBB0_1: # %loop |
| 17 | +; SSE-LINUX-NEXT: # =>This Inner Loop Header: Depth=1 |
| 18 | +; SSE-LINUX-NEXT: movaps %xmm0, (%rdi) |
| 19 | +; SSE-LINUX-NEXT: movaps %xmm0, (%rsi) |
| 20 | +; SSE-LINUX-NEXT: testb $1, %dl |
| 21 | +; SSE-LINUX-NEXT: jne .LBB0_1 |
| 22 | +; SSE-LINUX-NEXT: # %bb.2: # %ret |
| 23 | +; SSE-LINUX-NEXT: retq |
| 24 | +; |
| 25 | +; SSE-MSVC-LABEL: share_v4i32_v4f32: |
| 26 | +; SSE-MSVC: # %bb.0: # %entry |
| 27 | +; SSE-MSVC-NEXT: movaps {{.*#+}} xmm0 = [1073741824,1073741824,1073741824,1073741824] |
| 28 | +; SSE-MSVC-NEXT: .p2align 4, 0x90 |
| 29 | +; SSE-MSVC-NEXT: .LBB0_1: # %loop |
| 30 | +; SSE-MSVC-NEXT: # =>This Inner Loop Header: Depth=1 |
| 31 | +; SSE-MSVC-NEXT: movaps %xmm0, (%rcx) |
| 32 | +; SSE-MSVC-NEXT: movaps %xmm0, (%rdx) |
| 33 | +; SSE-MSVC-NEXT: testb $1, %r8b |
| 34 | +; SSE-MSVC-NEXT: jne .LBB0_1 |
| 35 | +; SSE-MSVC-NEXT: # %bb.2: # %ret |
| 36 | +; SSE-MSVC-NEXT: retq |
| 37 | +; |
| 38 | +; AVX-LINUX-LABEL: share_v4i32_v4f32: |
| 39 | +; AVX-LINUX: # %bb.0: # %entry |
| 40 | +; AVX-LINUX-NEXT: vbroadcastss {{.*#+}} xmm0 = [1073741824,1073741824,1073741824,1073741824] |
| 41 | +; AVX-LINUX-NEXT: vbroadcastss {{.*#+}} xmm1 = [1073741824,1073741824,1073741824,1073741824] |
| 42 | +; AVX-LINUX-NEXT: .p2align 4, 0x90 |
| 43 | +; AVX-LINUX-NEXT: .LBB0_1: # %loop |
| 44 | +; AVX-LINUX-NEXT: # =>This Inner Loop Header: Depth=1 |
| 45 | +; AVX-LINUX-NEXT: vmovaps %xmm0, (%rdi) |
| 46 | +; AVX-LINUX-NEXT: vmovaps %xmm1, (%rsi) |
| 47 | +; AVX-LINUX-NEXT: testb $1, %dl |
| 48 | +; AVX-LINUX-NEXT: jne .LBB0_1 |
| 49 | +; AVX-LINUX-NEXT: # %bb.2: # %ret |
| 50 | +; AVX-LINUX-NEXT: retq |
| 51 | +; |
| 52 | +; AVX-MSVC-LABEL: share_v4i32_v4f32: |
| 53 | +; AVX-MSVC: # %bb.0: # %entry |
| 54 | +; AVX-MSVC-NEXT: vbroadcastss {{.*#+}} xmm0 = [1073741824,1073741824,1073741824,1073741824] |
| 55 | +; AVX-MSVC-NEXT: vbroadcastss {{.*#+}} xmm1 = [1073741824,1073741824,1073741824,1073741824] |
| 56 | +; AVX-MSVC-NEXT: .p2align 4, 0x90 |
| 57 | +; AVX-MSVC-NEXT: .LBB0_1: # %loop |
| 58 | +; AVX-MSVC-NEXT: # =>This Inner Loop Header: Depth=1 |
| 59 | +; AVX-MSVC-NEXT: vmovaps %xmm0, (%rcx) |
| 60 | +; AVX-MSVC-NEXT: vmovaps %xmm1, (%rdx) |
| 61 | +; AVX-MSVC-NEXT: testb $1, %r8b |
| 62 | +; AVX-MSVC-NEXT: jne .LBB0_1 |
| 63 | +; AVX-MSVC-NEXT: # %bb.2: # %ret |
| 64 | +; AVX-MSVC-NEXT: retq |
13 | 65 | entry:
|
14 | 66 | br label %loop
|
15 | 67 | loop:
|
|
0 commit comments