Skip to content

Commit 2541d3e

Browse files
committed
Comments
1 parent 6d1c3ef commit 2541d3e

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/CodeGen/GlobalISel/CallLowering.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -485,8 +485,7 @@ static void buildCopyFromRegs(MachineIRBuilder &B, ArrayRef<Register> OrigRegs,
485485
if (NumElts == Regs.size())
486486
BuildVec = B.buildBuildVector(BVType, Regs).getReg(0);
487487
else {
488-
SmallVector<Register, 0> BVRegs;
489-
BVRegs.reserve(NumElts);
488+
SmallVector<Register, 0> BVRegs(NumElts);
490489

491490
// Vector elements are packed in the inputs.
492491
// e.g. we have a <4 x s16> but 2 x s32 in regs.
@@ -507,8 +506,9 @@ static void buildCopyFromRegs(MachineIRBuilder &B, ArrayRef<Register> OrigRegs,
507506
BVRegs.push_back(B.buildAnyExt(PartLLT, Unmerge.getReg(K)).getReg(0));
508507
}
509508

510-
// We may have some more elements in BVRegs, e.g. if we have 2 s32 pieces for a <3 x s16> vector. We should have less than EltPerReg extra items.
511-
if(BVRegs.size() > NumElts) {
509+
// We may have some more elements in BVRegs, e.g. if we have 2 s32 pieces
510+
// for a <3 x s16> vector. We should have less than EltPerReg extra items.
511+
if (BVRegs.size() > NumElts) {
512512
assert((BVRegs.size() - NumElts) < EltPerReg);
513513
BVRegs.truncate(NumElts);
514514
}

0 commit comments

Comments
 (0)