We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 467a9bd commit 25b702fCopy full SHA for 25b702f
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -9594,6 +9594,7 @@ SDValue DAGCombiner::visitXOR(SDNode *N) {
9594
}
9595
9596
// fold (not (or x, y)) -> (and (not x), (not y)) iff x or y are setcc
9597
+ // fold (not (and x, y)) -> (or (not x), (not y)) iff x or y are setcc
9598
if (isOneConstant(N1) && VT == MVT::i1 && N0.hasOneUse() &&
9599
(N0Opcode == ISD::OR || N0Opcode == ISD::AND)) {
9600
SDValue N00 = N0.getOperand(0), N01 = N0.getOperand(1);
0 commit comments