Skip to content

Commit 289d8ca

Browse files
vg0204vg0204
committed
Removed unnecessary machineInfo from MIR LIT test.
1 parent 151d5b3 commit 289d8ca

File tree

1 file changed

+0
-93
lines changed

1 file changed

+0
-93
lines changed

‎llvm/test/CodeGen/AMDGPU/si-lower-sgpr-spills-vgpr-lanes-usage.mir

Lines changed: 0 additions & 93 deletions
Original file line numberDiff line numberDiff line change
@@ -10,51 +10,20 @@
1010

1111
---
1212
name: stack-slot-share-equal-sized-spills
13-
alignment: 1
1413
tracksRegLiveness: true
15-
tracksDebugUserValues: true
16-
registers:
17-
- { id: 0, class: sreg_32_xm0_xexec }
18-
- { id: 1, class: sreg_64_xexec }
19-
- { id: 2, class: vreg_64 }
20-
- { id: 3, class: vgpr_32, preferred-register: '$vgpr0' }
21-
- { id: 4, class: sreg_64 }
22-
- { id: 5, class: sreg_32_xm0_xexec }
23-
- { id: 6, class: sreg_64_xexec }
24-
- { id: 7, class: sreg_64 }
25-
- { id: 8, class: sreg_64 }
26-
- { id: 9, class: sreg_64 }
2714
frameInfo:
28-
maxAlignment: 4
2915
adjustsStack: true
30-
hasCalls: true
3116
stack:
3217
- { id: 0, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
3318
- { id: 1, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
3419
- { id: 2, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
3520
- { id: 3, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
3621
- { id: 4, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
3722
machineFunctionInfo:
38-
maxKernArgAlign: 1
3923
hasSpilledSGPRs: true
4024
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
4125
frameOffsetReg: '$sgpr32'
4226
stackPtrOffsetReg: '$sgpr32'
43-
argumentInfo:
44-
privateSegmentBuffer: { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
45-
dispatchPtr: { reg: '$sgpr4_sgpr5' }
46-
queuePtr: { reg: '$sgpr6_sgpr7' }
47-
dispatchID: { reg: '$sgpr10_sgpr11' }
48-
workGroupIDX: { reg: '$sgpr12' }
49-
workGroupIDY: { reg: '$sgpr13' }
50-
workGroupIDZ: { reg: '$sgpr14' }
51-
LDSKernelId: { reg: '$sgpr15' }
52-
implicitArgPtr: { reg: '$sgpr8_sgpr9' }
53-
workItemIDX: { reg: '$vgpr31', mask: 1023 }
54-
workItemIDY: { reg: '$vgpr31', mask: 1047552 }
55-
workItemIDZ: { reg: '$vgpr31', mask: 1072693248 }
56-
occupancy: 8
57-
vgprForAGPRCopy: '$vgpr63'
5827
body: |
5928
bb.0:
6029
; SGPR_SPILLED-LABEL: name: stack-slot-share-equal-sized-spills
@@ -116,51 +85,20 @@ body: |
11685
...
11786
---
11887
name: stack-slot-share-unequal-sized-spills-with-large-spill-first
119-
alignment: 1
12088
tracksRegLiveness: true
121-
tracksDebugUserValues: true
122-
registers:
123-
- { id: 0, class: sreg_32_xm0_xexec }
124-
- { id: 1, class: sreg_64_xexec }
125-
- { id: 2, class: vreg_64 }
126-
- { id: 3, class: vgpr_32, preferred-register: '$vgpr0' }
127-
- { id: 4, class: sreg_64 }
128-
- { id: 5, class: sreg_32_xm0_xexec }
129-
- { id: 6, class: sreg_32_xm0_xexec }
130-
- { id: 7, class: sreg_64 }
131-
- { id: 8, class: sreg_64 }
132-
- { id: 9, class: sreg_64 }
13389
frameInfo:
134-
maxAlignment: 4
13590
adjustsStack: true
136-
hasCalls: true
13791
stack:
13892
- { id: 0, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
13993
- { id: 1, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
14094
- { id: 2, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
14195
- { id: 3, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
14296
- { id: 4, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
14397
machineFunctionInfo:
144-
maxKernArgAlign: 1
14598
hasSpilledSGPRs: true
14699
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
147100
frameOffsetReg: '$sgpr32'
148101
stackPtrOffsetReg: '$sgpr32'
149-
argumentInfo:
150-
privateSegmentBuffer: { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
151-
dispatchPtr: { reg: '$sgpr4_sgpr5' }
152-
queuePtr: { reg: '$sgpr6_sgpr7' }
153-
dispatchID: { reg: '$sgpr10_sgpr11' }
154-
workGroupIDX: { reg: '$sgpr12' }
155-
workGroupIDY: { reg: '$sgpr13' }
156-
workGroupIDZ: { reg: '$sgpr14' }
157-
LDSKernelId: { reg: '$sgpr15' }
158-
implicitArgPtr: { reg: '$sgpr8_sgpr9' }
159-
workItemIDX: { reg: '$vgpr31', mask: 1023 }
160-
workItemIDY: { reg: '$vgpr31', mask: 1047552 }
161-
workItemIDZ: { reg: '$vgpr31', mask: 1072693248 }
162-
occupancy: 8
163-
vgprForAGPRCopy: '$vgpr63'
164102
body: |
165103
bb.0:
166104
; SGPR_SPILLED-LABEL: name: stack-slot-share-unequal-sized-spills-with-large-spill-first
@@ -220,51 +158,20 @@ body: |
220158
...
221159
---
222160
name: stack-slot-share-unequal-sized-spills-with-small-spill-first
223-
alignment: 1
224161
tracksRegLiveness: true
225-
tracksDebugUserValues: true
226-
registers:
227-
- { id: 0, class: sreg_32_xm0_xexec }
228-
- { id: 1, class: sreg_32_xm0_xexec }
229-
- { id: 2, class: vreg_64 }
230-
- { id: 3, class: vgpr_32, preferred-register: '$vgpr0' }
231-
- { id: 4, class: sreg_64 }
232-
- { id: 5, class: sreg_32_xm0_xexec }
233-
- { id: 6, class: sreg_64_xexec }
234-
- { id: 7, class: sreg_64 }
235-
- { id: 8, class: sreg_64 }
236-
- { id: 9, class: sreg_64 }
237162
frameInfo:
238-
maxAlignment: 4
239163
adjustsStack: true
240-
hasCalls: true
241164
stack:
242165
- { id: 0, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
243166
- { id: 1, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
244167
- { id: 2, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
245168
- { id: 3, type: spill-slot, size: 4, alignment: 4, stack-id: sgpr-spill }
246169
- { id: 4, type: spill-slot, size: 8, alignment: 4, stack-id: sgpr-spill }
247170
machineFunctionInfo:
248-
maxKernArgAlign: 1
249171
hasSpilledSGPRs: true
250172
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
251173
frameOffsetReg: '$sgpr32'
252174
stackPtrOffsetReg: '$sgpr32'
253-
argumentInfo:
254-
privateSegmentBuffer: { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
255-
dispatchPtr: { reg: '$sgpr4_sgpr5' }
256-
queuePtr: { reg: '$sgpr6_sgpr7' }
257-
dispatchID: { reg: '$sgpr10_sgpr11' }
258-
workGroupIDX: { reg: '$sgpr12' }
259-
workGroupIDY: { reg: '$sgpr13' }
260-
workGroupIDZ: { reg: '$sgpr14' }
261-
LDSKernelId: { reg: '$sgpr15' }
262-
implicitArgPtr: { reg: '$sgpr8_sgpr9' }
263-
workItemIDX: { reg: '$vgpr31', mask: 1023 }
264-
workItemIDY: { reg: '$vgpr31', mask: 1047552 }
265-
workItemIDZ: { reg: '$vgpr31', mask: 1072693248 }
266-
occupancy: 8
267-
vgprForAGPRCopy: '$vgpr63'
268175
body: |
269176
bb.0:
270177
; SGPR_SPILLED-LABEL: name: stack-slot-share-unequal-sized-spills-with-small-spill-first

0 commit comments

Comments
 (0)