We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 95961c0 commit 2c4d103Copy full SHA for 2c4d103
mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp
@@ -593,7 +593,7 @@ struct VectorInterleaveOpConvert final
593
}
594
595
// Check the result vector type
596
- auto oldResultType = interleaveOp.getResultVectorType();
+ VectorType oldResultType = interleaveOp.getResultVectorType();
597
Type newResultType = getTypeConverter()->convertType(oldResultType);
598
if (!newResultType)
599
return rewriter.notifyMatchFailure(interleaveOp,
0 commit comments