Skip to content

Commit 2dfa4b6

Browse files
committed
Revert "[RISCV] Use setcc's original SDLoc when inverting it in performSUBCombine."
This reverts commit 1380b21. I mixed up N0 and N1 and didn't do what I intended.
1 parent 345514e commit 2dfa4b6

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8298,7 +8298,7 @@ static SDValue performSUBCombine(SDNode *N, SelectionDAG &DAG) {
82988298
// and may increase the number of constants we need.
82998299
if (ImmValMinus1.isSignedIntN(12)) {
83008300
CCVal = ISD::getSetCCInverse(CCVal, SetCCOpVT);
8301-
SDValue NewN0 = DAG.getSetCC(SDLoc(N0), VT, N1.getOperand(0),
8301+
SDValue NewN0 = DAG.getSetCC(SDLoc(N), VT, N1.getOperand(0),
83028302
N1.getOperand(1), CCVal);
83038303
SDValue NewN1 = DAG.getConstant(ImmValMinus1, SDLoc(N), VT);
83048304
return DAG.getNode(ISD::ADD, SDLoc(N), VT, NewN0, NewN1);

0 commit comments

Comments
 (0)