@@ -768,10 +768,6 @@ bool AMDGPUInstructionSelector::selectG_BUILD_VECTOR(MachineInstr &MI) const {
768
768
return constrainSelectedInstRegOperands (MI, TII, TRI, RBI);
769
769
}
770
770
771
- bool AMDGPUInstructionSelector::selectG_PTR_ADD (MachineInstr &I) const {
772
- return selectG_ADD_SUB (I);
773
- }
774
-
775
771
bool AMDGPUInstructionSelector::selectG_IMPLICIT_DEF (MachineInstr &I) const {
776
772
const MachineOperand &MO = I.getOperand (0 );
777
773
@@ -3530,6 +3526,7 @@ bool AMDGPUInstructionSelector::select(MachineInstr &I) {
3530
3526
return selectG_AND_OR_XOR (I);
3531
3527
case TargetOpcode::G_ADD:
3532
3528
case TargetOpcode::G_SUB:
3529
+ case TargetOpcode::G_PTR_ADD:
3533
3530
if (selectImpl (I, *CoverageInfo))
3534
3531
return true ;
3535
3532
return selectG_ADD_SUB (I);
@@ -3544,6 +3541,7 @@ bool AMDGPUInstructionSelector::select(MachineInstr &I) {
3544
3541
case TargetOpcode::G_INTTOPTR:
3545
3542
case TargetOpcode::G_BITCAST:
3546
3543
case TargetOpcode::G_PTRTOINT:
3544
+ case TargetOpcode::G_FREEZE:
3547
3545
return selectCOPY (I);
3548
3546
case TargetOpcode::G_CONSTANT:
3549
3547
case TargetOpcode::G_FCONSTANT:
@@ -3566,14 +3564,8 @@ bool AMDGPUInstructionSelector::select(MachineInstr &I) {
3566
3564
case TargetOpcode::G_BUILD_VECTOR:
3567
3565
case TargetOpcode::G_BUILD_VECTOR_TRUNC:
3568
3566
return selectG_BUILD_VECTOR (I);
3569
- case TargetOpcode::G_PTR_ADD:
3570
- if (selectImpl (I, *CoverageInfo))
3571
- return true ;
3572
- return selectG_PTR_ADD (I);
3573
3567
case TargetOpcode::G_IMPLICIT_DEF:
3574
3568
return selectG_IMPLICIT_DEF (I);
3575
- case TargetOpcode::G_FREEZE:
3576
- return selectCOPY (I);
3577
3569
case TargetOpcode::G_INSERT:
3578
3570
return selectG_INSERT (I);
3579
3571
case TargetOpcode::G_INTRINSIC:
0 commit comments