Skip to content

Commit 31bd7a5

Browse files
committed
[RISCV] XFAIL SiFive Interrupt Test
1 parent cd116ee commit 31bd7a5

File tree

1 file changed

+5
-2
lines changed

1 file changed

+5
-2
lines changed

llvm/test/CodeGen/RISCV/sifive-interrupt-attr.ll

Lines changed: 5 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,11 @@
11
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
22
; RUN: llc -mtriple riscv32-unknown-elf -mattr=+experimental-xsfmclic -o - %s \
3-
; RUN: | FileCheck %s --check-prefix=RV32
3+
; RUN: -verify-machineinstrs | FileCheck %s --check-prefix=RV32
44
; RUN: llc -mtriple riscv64-unknown-elf -mattr=+experimental-xsfmclic -o - %s \
5-
; RUN: | FileCheck %s --check-prefix=RV64
5+
; RUN: -verify-machineinstrs | FileCheck %s --check-prefix=RV64
6+
7+
;; These are failing to verify.
8+
; XFAIL: *
69

710
; Test Handling of the SiFive-CLIC interrupt attributes.
811
;

0 commit comments

Comments
 (0)