@@ -873,7 +873,7 @@ let SMETargetGuard = "sme-f8f32" in {
873
873
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
874
874
def SVMLA_FP8_SINGLE_ZA32_VG4x4 : Inst<"svmla[_single]_za32[_mf8]_vg4x4_fpm", "vm4d>", "m", MergeNone, "aarch64_sme_fp8_fmlall_single_za32_vg4x4",
875
875
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
876
- // FMLALL (mutliple )
876
+ // FMLALL (multiple )
877
877
def SVMLA_FP8_MULTI_ZA32_VG4x2 : Inst<"svmla_za32[_mf8]_vg4x2_fpm", "vm22>", "m", MergeNone, "aarch64_sme_fp8_fmlall_multi_za32_vg4x2",
878
878
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
879
879
def SVMLA_FP8_MULTI_ZA32_VG4x4 : Inst<"svmla_za32[_mf8]_vg4x4_fpm", "vm44>", "m", MergeNone, "aarch64_sme_fp8_fmlall_multi_za32_vg4x4",
@@ -897,7 +897,7 @@ let SMETargetGuard = "sme-f8f16" in {
897
897
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
898
898
def SVMLA_FP8_SINGLE_ZA16_VG2x4 : Inst<"svmla[_single]_za16[_mf8]_vg2x4_fpm", "vm4d>", "m", MergeNone, "aarch64_sme_fp8_fmlal_single_za16_vg2x4",
899
899
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
900
- // FMLAL (mutliple )
900
+ // FMLAL (multiple )
901
901
def SVMLA_FP8_MULTI_ZA16_VG2x2 : Inst<"svmla_za16[_mf8]_vg2x2_fpm", "vm22>", "m", MergeNone, "aarch64_sme_fp8_fmlal_multi_za16_vg2x2",
902
902
[IsStreaming, IsInOutZA, SetsFPMR, IsOverloadNone], []>;
903
903
def SVMLA_FP8_MULTI_ZA16_VG2x4 : Inst<"svmla_za16[_mf8]_vg2x4_fpm", "vm44>", "m", MergeNone, "aarch64_sme_fp8_fmlal_multi_za16_vg2x4",
0 commit comments