We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bca846d commit 3488113Copy full SHA for 3488113
llvm/lib/Target/X86/X86InstrAVX512.td
@@ -2619,9 +2619,9 @@ multiclass avx512_mask_mov<bits<8> opc_kk, bits<8> opc_km, bits<8> opc_mk,
2619
X86MemOperand x86memop, string Suffix = ""> {
2620
let isMoveReg = 1, hasSideEffects = 0, SchedRW = [WriteMove],
2621
explicitOpPrefix = !if(!eq(Suffix, ""), NoExplicitOpPrefix, ExplicitEVEX) in
2622
- def kk#Suffix : I<opc_kk, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src),
2623
- !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>,
2624
- Sched<[WriteMove]>;
+ def kk#Suffix : I<opc_kk, MRMSrcReg, (outs KRC:$dst), (ins KRC:$src),
+ !strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"), []>,
+ Sched<[WriteMove]>;
2625
def km#Suffix : I<opc_km, MRMSrcMem, (outs KRC:$dst), (ins x86memop:$src),
2626
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
2627
[(set KRC:$dst, (vvt (load addr:$src)))]>,
0 commit comments