@@ -207,21 +207,21 @@ define <2 x float> @v_mad_mix_v2f32(<2 x half> %src0, <2 x half> %src1, <2 x hal
207
207
; GFX1100-NEXT: v_mov_b32_e32 v0, v3
208
208
; GFX1100-NEXT: s_setpc_b64 s[30:31]
209
209
;
210
- ; SDAG- GFX900-LABEL: v_mad_mix_v2f32:
211
- ; SDAG- GFX900: ; %bb.0:
212
- ; SDAG- GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
213
- ; SDAG- GFX900-NEXT: v_mad_mix_f32 v3, v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
214
- ; SDAG- GFX900-NEXT: v_mad_mix_f32 v0 , v0, v1, v2 op_sel_hi:[1,1,1]
215
- ; SDAG- GFX900-NEXT: v_mov_b32_e32 v1 , v3
216
- ; SDAG- GFX900-NEXT: s_setpc_b64 s[30:31]
210
+ ; GFX900-LABEL: v_mad_mix_v2f32:
211
+ ; GFX900: ; %bb.0:
212
+ ; GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
213
+ ; GFX900-NEXT: v_mad_mix_f32 v3, v0, v1, v2 op_sel_hi:[1,1,1]
214
+ ; GFX900-NEXT: v_mad_mix_f32 v1 , v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
215
+ ; GFX900-NEXT: v_mov_b32_e32 v0 , v3
216
+ ; GFX900-NEXT: s_setpc_b64 s[30:31]
217
217
;
218
- ; SDAG- GFX906-LABEL: v_mad_mix_v2f32:
219
- ; SDAG- GFX906: ; %bb.0:
220
- ; SDAG- GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
221
- ; SDAG- GFX906-NEXT: v_fma_mix_f32 v3, v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
222
- ; SDAG- GFX906-NEXT: v_fma_mix_f32 v0 , v0, v1, v2 op_sel_hi:[1,1,1]
223
- ; SDAG- GFX906-NEXT: v_mov_b32_e32 v1 , v3
224
- ; SDAG- GFX906-NEXT: s_setpc_b64 s[30:31]
218
+ ; GFX906-LABEL: v_mad_mix_v2f32:
219
+ ; GFX906: ; %bb.0:
220
+ ; GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
221
+ ; GFX906-NEXT: v_fma_mix_f32 v3, v0, v1, v2 op_sel_hi:[1,1,1]
222
+ ; GFX906-NEXT: v_fma_mix_f32 v1 , v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
223
+ ; GFX906-NEXT: v_mov_b32_e32 v0 , v3
224
+ ; GFX906-NEXT: s_setpc_b64 s[30:31]
225
225
;
226
226
; SDAG-GFX9GEN-LABEL: v_mad_mix_v2f32:
227
227
; SDAG-GFX9GEN: ; %bb.0:
@@ -269,22 +269,6 @@ define <2 x float> @v_mad_mix_v2f32(<2 x half> %src0, <2 x half> %src1, <2 x hal
269
269
; SDAG-CI-NEXT: v_mac_f32_e32 v0, v4, v2
270
270
; SDAG-CI-NEXT: s_setpc_b64 s[30:31]
271
271
;
272
- ; GISEL-GFX900-LABEL: v_mad_mix_v2f32:
273
- ; GISEL-GFX900: ; %bb.0:
274
- ; GISEL-GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
275
- ; GISEL-GFX900-NEXT: v_mad_mix_f32 v3, v0, v1, v2 op_sel_hi:[1,1,1]
276
- ; GISEL-GFX900-NEXT: v_mad_mix_f32 v1, v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
277
- ; GISEL-GFX900-NEXT: v_mov_b32_e32 v0, v3
278
- ; GISEL-GFX900-NEXT: s_setpc_b64 s[30:31]
279
- ;
280
- ; GISEL-GFX906-LABEL: v_mad_mix_v2f32:
281
- ; GISEL-GFX906: ; %bb.0:
282
- ; GISEL-GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
283
- ; GISEL-GFX906-NEXT: v_fma_mix_f32 v3, v0, v1, v2 op_sel_hi:[1,1,1]
284
- ; GISEL-GFX906-NEXT: v_fma_mix_f32 v1, v0, v1, v2 op_sel:[1,1,1] op_sel_hi:[1,1,1]
285
- ; GISEL-GFX906-NEXT: v_mov_b32_e32 v0, v3
286
- ; GISEL-GFX906-NEXT: s_setpc_b64 s[30:31]
287
- ;
288
272
; GISEL-GFX9GEN-LABEL: v_mad_mix_v2f32:
289
273
; GISEL-GFX9GEN: ; %bb.0:
290
274
; GISEL-GFX9GEN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
@@ -1221,18 +1205,18 @@ define <2 x float> @v_mad_mix_v2f32_f32imm1(<2 x half> %src0, <2 x half> %src1)
1221
1205
; SDAG-GFX900: ; %bb.0:
1222
1206
; SDAG-GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1223
1207
; SDAG-GFX900-NEXT: s_mov_b32 s4, 1.0
1224
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1225
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1226
- ; SDAG-GFX900-NEXT: v_mov_b32_e32 v1 , v2
1208
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1209
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1210
+ ; SDAG-GFX900-NEXT: v_mov_b32_e32 v0 , v2
1227
1211
; SDAG-GFX900-NEXT: s_setpc_b64 s[30:31]
1228
1212
;
1229
1213
; SDAG-GFX906-LABEL: v_mad_mix_v2f32_f32imm1:
1230
1214
; SDAG-GFX906: ; %bb.0:
1231
1215
; SDAG-GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1232
1216
; SDAG-GFX906-NEXT: s_mov_b32 s4, 1.0
1233
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1234
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1235
- ; SDAG-GFX906-NEXT: v_mov_b32_e32 v1 , v2
1217
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1218
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1219
+ ; SDAG-GFX906-NEXT: v_mov_b32_e32 v0 , v2
1236
1220
; SDAG-GFX906-NEXT: s_setpc_b64 s[30:31]
1237
1221
;
1238
1222
; SDAG-GFX9GEN-LABEL: v_mad_mix_v2f32_f32imm1:
@@ -1353,18 +1337,18 @@ define <2 x float> @v_mad_mix_v2f32_cvtf16imminv2pi(<2 x half> %src0, <2 x half>
1353
1337
; SDAG-GFX900: ; %bb.0:
1354
1338
; SDAG-GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1355
1339
; SDAG-GFX900-NEXT: s_mov_b32 s4, 0x3e230000
1356
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1357
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1358
- ; SDAG-GFX900-NEXT: v_mov_b32_e32 v1 , v2
1340
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1341
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1342
+ ; SDAG-GFX900-NEXT: v_mov_b32_e32 v0 , v2
1359
1343
; SDAG-GFX900-NEXT: s_setpc_b64 s[30:31]
1360
1344
;
1361
1345
; SDAG-GFX906-LABEL: v_mad_mix_v2f32_cvtf16imminv2pi:
1362
1346
; SDAG-GFX906: ; %bb.0:
1363
1347
; SDAG-GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1364
1348
; SDAG-GFX906-NEXT: s_mov_b32 s4, 0x3e230000
1365
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1366
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1367
- ; SDAG-GFX906-NEXT: v_mov_b32_e32 v1 , v2
1349
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1350
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1351
+ ; SDAG-GFX906-NEXT: v_mov_b32_e32 v0 , v2
1368
1352
; SDAG-GFX906-NEXT: s_setpc_b64 s[30:31]
1369
1353
;
1370
1354
; SDAG-GFX9GEN-LABEL: v_mad_mix_v2f32_cvtf16imminv2pi:
@@ -1492,18 +1476,18 @@ define <2 x float> @v_mad_mix_v2f32_f32imminv2pi(<2 x half> %src0, <2 x half> %s
1492
1476
; SDAG-GFX900: ; %bb.0:
1493
1477
; SDAG-GFX900-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1494
1478
; SDAG-GFX900-NEXT: s_mov_b32 s4, 0.15915494
1495
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1496
- ; SDAG-GFX900-NEXT: v_mad_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1497
- ; SDAG-GFX900-NEXT: v_mov_b32_e32 v1 , v2
1479
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1480
+ ; SDAG-GFX900-NEXT: v_mad_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1481
+ ; SDAG-GFX900-NEXT: v_mov_b32_e32 v0 , v2
1498
1482
; SDAG-GFX900-NEXT: s_setpc_b64 s[30:31]
1499
1483
;
1500
1484
; SDAG-GFX906-LABEL: v_mad_mix_v2f32_f32imminv2pi:
1501
1485
; SDAG-GFX906: ; %bb.0:
1502
1486
; SDAG-GFX906-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
1503
1487
; SDAG-GFX906-NEXT: s_mov_b32 s4, 0.15915494
1504
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1505
- ; SDAG-GFX906-NEXT: v_fma_mix_f32 v0 , v0, v1, s4 op_sel_hi:[1,1,0]
1506
- ; SDAG-GFX906-NEXT: v_mov_b32_e32 v1 , v2
1488
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v2, v0, v1, s4 op_sel_hi:[1,1,0]
1489
+ ; SDAG-GFX906-NEXT: v_fma_mix_f32 v1 , v0, v1, s4 op_sel:[1,1,0] op_sel_hi:[1,1,0]
1490
+ ; SDAG-GFX906-NEXT: v_mov_b32_e32 v0 , v2
1507
1491
; SDAG-GFX906-NEXT: s_setpc_b64 s[30:31]
1508
1492
;
1509
1493
; SDAG-GFX9GEN-LABEL: v_mad_mix_v2f32_f32imminv2pi:
0 commit comments